-
PDF
Chip_-_Infosheet.pdf
cIosing jumper J1 a manual reset can be triggered. System Cloek - The CPU dock is generated by a 14.7456MHz erystal (Xl) for error free common baudrates. An additional 32.768kHz asynchronous timer crystal can be used for asoftware realtime ~ rial Port - True RS232 level signals are provided by the onboard MAX3221 (U2) RS232 transceiver, connected to the ATmega128. U2 can be enabled/disabled by jumper J2, which be set to 1-2 or 2-3 (enabled) position before operation. canbeconnected . corJnE~ tc:lr USB Port
in „12 Led's mit C++ ansprechen atmega128“ · Softwareentwicklung ·
-
PDF
Chip_-_Infosheet.pdf
cIosing jumper J1 a manual reset can be triggered. System Cloek - The CPU dock is generated by a 14.7456MHz erystal (Xl) for error free common baudrates. An additional 32.768kHz asynchronous timer crystal can be used for asoftware realtime ~ rial Port - True RS232 level signals are provided by the onboard MAX3221 (U2) RS232 transceiver, connected to the ATmega128. U2 can be enabled/disabled by jumper J2, which be set to 1-2 or 2-3 (enabled) position before operation. canbeconnected . corJnE~ tc:lr USB Port
-
Datei
Values.txt
MCP2510P 1 MCP23017 1 MCP1402 1 MC34063_SMD 1 MC34063AD 1 MC33275 1 MC1319X 1 MBRS360T3 1 MBRS140 1 MAX8880 1 MAX884 1 MAX7349 1 MAX7219 1 MAX700CPA 1 MAX6325 1 MAX-485 1 MAX4102ESA 1 MAX4029EWP 1 MAX3232 1 MAX3226EEAE 1 MAX3222 1 MAX233 RS232-Konverter 1 MAX232_TI 1 MAX232A 1 MAX211CAI 1 MAX202ECWE 1 MAX202 1 MAX1818EUT 1 MAX1722 1 MAX1551 1 MAS3507D 1 MAC64L 1 M24C64 1 M09S 1 M001 1 LY5150AL 1 Lüfter 4 1 Lüfter 3 1 Lüfter 2 1 Lüfter 1 1 LTC4055UF 1 LTC3406 1 LT1963 1 LT1079 1 LT1054P 1 LQH3C2R2 1 LPV
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
Aeternum_V1.pdf
_1 8 C P I O S V C17 R7 C18 1 A0 P2 6 GPIO_2 Z V C C + IC8 SC16IS740 1M 2 7 GPIO_3 V + 1 S S 0 14.7456MHz 3 A1 P3 9 GPIO_4 3 G IC6G$2 O O A 1 VDD XTAL2 16 A2 P4 10 2 D C12 2 15 Q3 P5 GPIO_5 C - 4 G 1 2 3 3 A0 XTAL1 14 GND4 SCL P6 11 GPIO_6 +3V3 A1 /RESET 13 RXD_232 1k +3V3 15 SDA P7 12 GPIO_7 Q2 RX R8
in „CP/M auf ATmega88“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CAN_Bit_Timing.pdf
cause the bit time to be lengthened or shortened. dominant edges. This implies that there can be a max- imum of ten bits between resynchronization due to bit Synchronization Rules: stuffing (Figure 6). 1. Only recessive-to-dominant edges will be used The oscillator tolerance between the slowest node
in „Infos zum CAN Bit-Timing gesucht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
21483b.pdf
temperature range is specified (-40°C to +85°C for E device, 0°C to +70°C for C device). A Parameter Min Typ Max Min Typ Max Min Typ Max Units Test Conditions Voltage-to-Frequency Accuracy TC9400 TC9401 TC9402 Linearity 10kHz — 0.01 0.05 — 0.004 0.01 — 0.05 0.25 % Output Deviation from Full Scale Straight Line
in „Frequenzen vervielfachen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
P87LPC767BN.pdf
57.6k –1 0.4608 0.9216 * 1.8432 * 3.6864 * 7.3728 * 11.0592 –2 0.9216 1.8432 * 3.6864 * 7.3728 * 14.7456 –3 1.3824 2.7648 5.5296 * 11.0592 – – –4 * 1.8432 * 3.6864 * 7.3728 * 14.7456 – – –5 2.3040 4.6080 9.2160 * 18.4320 – – –6 2.7648 5.5296 * 11.0592 – – – –7 3.2256 6.4512 12.9024 – – – –8 * 3.6864 *
in „uC P87LPC767 ,ports als schmitt-trigger eingänge“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AY0438a.pdf
DC CHARACTERISTICS VDD = +5V unless otherwise noteA, T = 40°C to +85°C Characteristics Sym Min Typ Max Units Conditions Supply Voltage VDD +3.0 — +8.5 V Supply Current IDD — 25 60 A LCD OSC < 15 kHz — 13 30 A LCD OSC < 100 Hz Input High Level V IH 0.5 DD — V DD V Input Low Level Clock VI1 0 — 0.1 VD
in „Suche Datenblatt HC0438A“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AN040_Sqrt.pdf
Inc. TB040 ANALYSIS TABLE 1: PERFORMANCE Following the flow of this algorithm, there are only nine Max Time Cycles 40MHz 10MHz 4MHz loops for an 8-bit number. And summing all the mathe- matics involved, there is only one multiplication and 16-bit 149 14.9us 59.6us 149us one conditional test for each
in „Netzspannung auf LCD mit PIC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AN040_Sqrt.pdf
Inc. TB040 ANALYSIS TABLE 1: PERFORMANCE Following the flow of this algorithm, there are only nine Max Time Cycles 40MHz 10MHz 4MHz loops for an 8-bit number. And summing all the mathe- matics involved, there is only one multiplication and 16-bit 149 14.9us 59.6us 149us one conditional test for each
in „Schneller sqrt()-Ersatz ohne FPU“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EE93LC46A.pdf
unless otherwise Industrial (I): VCC = +2.5V to +6.0V Tamb = -40°C to +85°C noted Parameter Symbol Min. Max. Units Conditions V I1 2.0 Vcc +1 V 2.7V < CC ≤ 6.0V (Note 2) High level input voltage V I2 0.7 VCC Vcc +1 V VCC < 2.7V VI1 -0.3 0.8 V VCC > 2.7V (Note 2) Low level input voltage VI2 -0.3 0.2 Vcc V
in „Programieren eines 93LC46A (EEPROM) mit einem Attiny 13A“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
30262e.pdf
≤ VD ≤ 5.5V, unless otherwise stated Parameter Conditions/Comme No. Sym. Characteristic Min. Typ. Max. Units nts VDDP Supply voltage during programming 4.5 5.0 5.5 V VDDV Supply voltage during verify VDDMIN VDDMAX V (Note 1) V IHH High voltage on MCLR for Test mode 12 14.0 V (Note 2) entry IDDP Supply
in „PGD und PGC beim PIC16F84A“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
sch2378.pdf
Fife X1 1 2 1 RESETn 92 EMLE PLLVSS 18.432MHz 4-C6 RESn GROUND 2 2 Version 2 07-11-03 D. Fife 14.7456MHz 2-C3 NMIn 40 NMI VCL 41 C11 102nF A 3 MD0 143 112 VREF UVCC UVCC A OUT 2-D2 MD0 VREF VCC=UVCC R1 DNF 2 2-D2 MD1 144 MD1 AVCC 111 AVCC FW MD2 1 129 AVSS GROUND p p2 2-D3 2-D2 MD2 AVSS DNF 2 2 2 2
in „Renesas E10A-Emulator“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
T83C5121.PDF
20 nA.s Max. duration 400 ns CV CC Spikes on CVcc 4.6 5.4 V Max. variation CIcc 100 mA (1) CIcc = 0 TVHLl CVcc to 0 750 μs CVcc = 5V to 0.4V (1) Note: 1. Capacitor = 10 µF, X7R type. Maximum ESR value is 250 mohm
in „[V] 1 Stange ältere (ca. 56St) Atmel AT89C5121 mit Interface für Chipkarten/ SIM (9€)“ · Markt ·
-
PDF
T83C5121.PDF
20 nA.s Max. duration 400 ns CV CC Spikes on CVcc 4.6 5.4 V Max. variation CIcc 100 mA (1) CIcc = 0 TVHLl CVcc to 0 750 μs CVcc = 5V to 0.4V (1) Note: 1. Capacitor = 10 µF, X7R type. Maximum ESR value is 250 mohm
in „[V] noch 1 Stange ältere (60St) Atmel AT89C5121 mit Interface für Chipkarten/ SIM (9€)“ · Markt ·
-
PDF
preis2024.pdf
max. Länge [mm] 200 500 750 1250 ISO Preis [€] 7,23 10,85 14,48 28,95 ISO Artikel-Nr. 1730 1731 1732 1733 3.1.3 Sinuslineale Genauigkeit des PrüflingsDIN 2273 Prüfungsrichtlinie: DIN 2273 max. Länge [mm
in „PeakTech 365eff“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
PDF-Demo_Board.pdf
using a straight through cable. The PIC16/PIC18 RX and TX pins are tied to the RX and TX lines of the MAX232A. A.5 Switches Three switches provide the following functions: S1 - MCLR to hard reset the processor S2 - Active low switch connected to RA4 S3 - Active low switch connected to RB0 Switches S1 and
in „PIC steuert LED sehr seltsam“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Schaltplan.pdf
24U10XTAL2 GND PIU101063 2 GND 7 12pF TP PIU10XTAL1 TP15656 13 I0 TP GND COY102 ATmega128-16AI 1214,7456 MHz AGND COTP157 COC108 TP PIC108PIC10802 COR109 12pF PIR10PIR10901 GND GNDR AGND P O R E S E T D D Title 01-UC-ATMEL2.SchDoc Size Number Revision A3 1 Date: 09.11.2008 Sheetof File: G:\Design\..\01
in „V: Leiterplatten aus Überproduktion abzugeben“ · Markt ·
-
PDF
datenblatt_pic.pdf
typ) = 10 ms TDEW (typ) = 10 ms TDEW (typ) = 10 ms T DEW (typ) = 4 ms Erase/Write cycle time T DEW (max) = 20 ms TDEW (max) = 20 ms TDEW (max) = 20 ms T DEW (max) = 8 ms (TDEW). See parameter # D122 in the electrical specs for more detail. Port Output Rise/Fall TioR, TioF (max) = 25 ns TioR, TioF (max) = 35 ns TioR, TioF (max) = 35 ns TioR, TioF (max) = 35 ns time (TioR, TioF). See (C84) (C84) (C84) (C84) parameters #20, 20A, TioR, TioF (max) = 60 ns TioR, TioF (max) = 70 ns TioR, TioF (max) = 70 ns TioR, TioF (max) = 70
in „Flußdiagramm Digitale stoppuhr auf PIC 16F84A“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
16F84.pdf
typ) = 10 ms TDEW (typ) = 10 ms TDEW (typ) = 10 ms T DEW (typ) = 4 ms Erase/Write cycle time T DEW (max) = 20 ms TDEW (max) = 20 ms TDEW (max) = 20 ms T DEW (max) = 8 ms (TDEW). See parameter # D122 in the electrical specs for more detail. Port Output Rise/Fall TioR, TioF (max) = 25 ns TioR, TioF (max) = 35 ns TioR, TioF (max) = 35 ns TioR, TioF (max) = 35 ns time (TioR, TioF). See (C84) (C84) (C84) (C84) parameters #20, 20A, TioR, TioF (max) = 60 ns TioR, TioF (max) = 70 ns TioR, TioF (max) = 70 ns TioR, TioF (max) = 70
in „Probleme mit Taktversorgung auf Steckbrett“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
K2000-schematics.pdf
A2 8 CLK 11 DGND DIO5 37 DIO5 RS2 9 A3 9 Q 12 Y101 DGND DGND DGND DIO6 36 DIO6 INT 10 +5VDR Q D 14.7456MHZ 35 DIO7 U158 D7 11 D0 U147-B 8 DIO8 34 DIO8 NAT9914APL D6 12 D1 T CONT 33 CONT D5 13 D2 N SRQ 32 SRQ D4 14 D3 1 2 E ATN 31 ATN D3 15 D4 R243 C265 C264 M U161 EOI 30 EOI D1 17 D6 74HC74 PRE 4 DGND
in „Kalibrierung Keithley 2000 Multimeter“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT_Comand_set_2.pdf
high value, send AT+BTI and if ERROR 27 is returned, then retry with a smaller value. This effective max value will remain unchanged for that particular firmware build. S519 500 100..6000 When S507>0, and in a connection, DSR can be used to change from data to command state by deasserting the DSR line
in „Ezurio Bluetooth-Modul => PC erkennt es nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
xr20m1170.pdf
LIMITS L IMITS LIMITS LIMITS S YMBOL P ARAMETER 1.8V ± 5% 1.8V ± 10% 2.5V ± 10% 3.3V ± 10% UNIT M IN MAX MIN MAX M IN M AX M IN M AX XTAL1 UART Crystal Oscillator 24 24 24 24 MHz ECLK UART External Clock 32 24 50 64 MHz TECLK External Clock Time Period1ECLK 1ECLK 1/ECLK 1/ECLK ns FIGURE 20. C LOCK TIMING
in „UART XR20M1170: Register LCR läßt sich nicht ändern.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Abdel-Rahman_Osama_A_200705_PhD.pdf
) Lr,pk o,max is satisfied, and thus body diode conduction is eliminated and Switch S1 has a good chance to achieve ZVS. The resonant inductor peak current can be obtained and designed as equal to full load current
in „Welche Schaltfrequenz bei Step-Down EMV-günstig?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
atmega8China.pdf
，因此其时钟 clk T0可以表示为时钟使能信号，如下图所示。图中还说明了 中断标志设置的时间。Figure 28 给出了基本的 T/C 工作时序，以及接近 MAX 时的记数 序列。 Figure 28. T/C 时序图，无预分频器 clI/O clk Tn (clI/O1) TCNTn MAX - 1 MAX BOTTOM BOTTOM + 1 TOVn Figure 29 所示为相同的计时数据，但有预分频。 Figure 29. T/C 时序图，预分频器为 f clk_I/O clI/O clkTn (clk /8) I/O TCNTn MAX - 1
in „Buch AVR von Günter Schmitt durcharbeiten“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
All.txt
DOPPELDIODE.LBR SAL41B 3 VD01 DOPPELDIODE DOPPELDIODE DOPPELDIODE.LBR SAL41B 3 U$9 2.5"HDD 2.5"HDD 2.5"HDD 3 U$8 MAX3000 MAX3000 TSSOP20 3 U$7 MAX3000 MAX3000 TSSOP20 3 U$6 MAX3000 MAX3000 TSSOP20 3 U$5 MAX3000 MAX3000 TSSOP20 3 U4 XBEE XBEE XBEE XBee (TM) /XBee-PRO(TM) OEM RF Modules 3 U$4 MAX3000 MAX3000 TSSOP20
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
Atiny2313.pdf
Update of TOV Flag Mode WGM2 WGM1 WGM0 Operation TOP OCRx at Set on(1)(2) 0 0 0 0 Normal 0xFF Immediate MAX 1 0 0 1 PWM, Phase 0xFF TOP BOTTOM Correct 2 0 1 0 CTC OCR0A Immediate MAX 3 0 1 1 Fast PWM 0xFF TOP MAX 4 1 0 0 Reserved – – – 5 1 0 1 PWM, Phase OCR0A TOP BOTTOM Correct 6 1 1 0 Reserved – – – 7 1
in „Suche tutorial“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MMA7455L_AppNote.pdf
Using IIC 1 The following is general IIC code based on work by V.Himpe . n, x = general BYTE SIZE = max number DATA(SIZE) = an array holding up to SIZE number of bytes. This will contain the data transmitted and store received data. BUFFER = a byte value holding immediate received or transmit data. /
in „Dezimal zu 2er Komplement“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega32.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „STK500 als ISP“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATM16_doc2466.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „ISP - Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mega32.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „AVR Timer/Counter Zeit berechnen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMEGA8_DATENBLATT.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
A300_ATMEGA8xxx.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51
in „atMega8-16 Au beschreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega8.pdf
contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value. 70 ATmega8(L) 2486Z–AVR–02/11 ATmega8(L) Figure 28. Timer/Counter Timing Diagram, No Prescaling clkI/O clkTn (clI/O1) TCNTn MAX - 1 MAX BOTTOM BOTTOM + 1 TOVn Figure 29 shows the same timing
in „Mikrocontroller und 15'' TFT LCD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
db_atmega8.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51
in „ADC-Input und Auswahlverfahren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Flag Mode WGM02 WGM01 WGM00 Mode of Operation TOP OCRx at Set on(1) 0 0 0 0 Normal 0xFF Immediate MAX 1 0 0 1 PWM, Phase Correct 0xFF TOP BOTTOM 2 0 1 0 CTC OCRA Immediate MAX 3 0 1 1 Fast PWM 0xFF BOTTOM MAX 4 1 0 0 Reserved – – – 5 1 0 1 PWM, Phase Correct OCRA TOP BOTTOM 6 1 1 0 Reserved – – – 7
in „TOCPMSA1 und TOCPMCOE Verhalten beim Attiny 841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny441_841.pdf
Flag Mode WGM02 WGM01 WGM00 Mode of Operation TOP OCRx at Set on(1) 0 0 0 0 Normal 0xFF Immediate MAX 1 0 0 1 PWM, Phase Correct 0xFF TOP BOTTOM 2 0 1 0 CTC OCRA Immediate MAX 3 0 1 1 Fast PWM 0xFF BOTTOM MAX 4 1 0 0 Reserved – – – 5 1 0 1 PWM, Phase Correct OCRA TOP BOTTOM 6 1 1 0 Reserved – – – 7
in „Suche nach ATtiny mit ADC und Gain > 20x“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Flag Mode WGM02 WGM01 WGM00 Mode of Operation TOP OCRx at Set on(1) 0 0 0 0 Normal 0xFF Immediate MAX 1 0 0 1 PWM, Phase Correct 0xFF TOP BOTTOM 2 0 1 0 CTC OCRA Immediate MAX 3 0 1 1 Fast PWM 0xFF BOTTOM MAX 4 1 0 0 Reserved – – – 5 1 0 1 PWM, Phase Correct OCRA TOP BOTTOM 6 1 1 0 Reserved – – – 7
in „sleep und Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Flag Mode WGM02 WGM01 WGM00 Mode of Operation TOP OCRx at Set on(1) 0 0 0 0 Normal 0xFF Immediate MAX 1 0 0 1 PWM, Phase Correct 0xFF TOP BOTTOM 2 0 1 0 CTC OCRA Immediate MAX 3 0 1 1 Fast PWM 0xFF BOTTOM MAX 4 1 0 0 Reserved – – – 5 1 0 1 PWM, Phase Correct OCRA TOP BOTTOM 6 1 1 0 Reserved – – – 7
in „Takt-Vorskalierungsregister beim Attiny841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Hewlett_Packard_Operating_and_Service_Manuals_for_HP361XA_30W_Bench_Series_DC_Power_Supplies.pdf
CHARACTERISTICS E3612A: 0 to 60 V, 0 to 0.5 A or 0 to 120V, to 0.25 A A Veitt LOAD REGULATION: Vo, Pour MAX Constant Voltage - Less than 0.01 % plus 2 mV for a full load to rto load change in output current. 30 Watts Constant Current - Less than 0.01 % plus 1 mA for a zero to maximum change in output voltage
in „Gebrauchtes Labornetzteil HP Agilent“ · Mechanik, Gehäuse, Werkzeug ·
-
PDF
_ATmega32.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „Anschwingvorgang µC & Quarz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega16.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 33
in „DCF auf INT0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
fixed to 8 bits. In phase correct PWM mode the counter is incremented until the counter value matches Max When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 40.
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7707.pdf
TOM. There are two cases that give a transition without Compare Match. OCR0A changes its value from MAX, like in Figure 14-7. When the OCR0A value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond
in „AVR (AT90USB162) - Sleep Mode und PCINT“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT0 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 12
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7593.pdf
TOM. There are two cases that give a transition without Compare Match. OCR0A changes its value from MAX, like in Figure 13-7. When the OCR0A value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond
in „Problem mit dem TC4469“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega_48_88_168.pdf
BOTTOM. There are two cases that give a transition without Compare Match. OCRnx changes its value from MAX, like in Figure 34. When the OCR0A value is MAX the OCn pin value is the same as the result of a down-counting Compare 93 2545B–AVR–01/04 Match. To ensure symmetry around BOTTOM the OCnx value at MAX
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVR_ATmega_328PB.pdf
set. The first figure below illustrates timing data for basic Timer/Counter operation close to the MAX value in all modes other than Phase Correct PWM mode. Figure 19-8 Timer/Counter Timing Diagram, no Prescaling clkI/O clkTn (clI/O1) TCNTn MAX - 1 MAX BOTTOM BOTTOM + 1 TOVn The next figure shows the
in „ATmega328PB: UART(MC) empfängt falsche Daten“ · Mikrocontroller und Digitale Elektronik ·