-
PDF
stm32l431_reference_manual.pdf
33.6.4 RTC initialization and status register (RTC_ISR) . . . . . . . . . . . . . . . . . 942 33.6.5 RTC prescaler register (RTC_PRER) . . . . . . . . . . . . . . . . . . . . . . . . . 945 33.6.6 RTC wakeup
in „DMA one shot mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
40001893B.pdf
and Architecture................................................................................... 33 7.1. Peripheral Module Address Map................................................................................................33 7.2. Interrupt Vector Mapping.....................................
in „ATtiny1614 CPU Takt Problem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny1614_1616_1617.pdf
and Architecture................................................................................... 33 7.1. Peripheral Module Address Map................................................................................................33 7.2. Interrupt Vector Mapping.....................................
in „124Bus Beschreibung verfuegbar?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
msp430g2553_MIXED_SIGNAL_MICROCONTROLLER.pdf
Mode, CKPH = 1 Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 33 MSP430G2x53 MSP430G2x13 SLAS735J –APRIL 2011–REVISED MAY 2013 www.ti.com USCI (SPI Slave Mode) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see
in „Signalverzögerung im Minutenbereich“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Reference_Manual.pdf
. . . 1445 33.4.4 AES procedure to perform a cipher operation . . . . . . . . . . . . . . . . . . 1450 33.4.5 AES decryption key preparation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1454 33.4.6 AES
in „STM32G474RE UART“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Propeller2-P2X8C4M64P-Datasheet-20210709.pdf
Modes 23 I/O Pin Circuit 26 Equivalent Schematics for Each Unique I/O Pin Configuration 27 Smart Modes 33 Rebooting 35 PROPELLER 2 ASSEMBLY LANGUAGE (PASM2) IN BRIEF 36 Math and Logic Instructions 36 Pin & Smart Pin Instructions 39 Branch Instructions 40 Hub Control, FIFO, & RAM Instructions 41 Event Instructions
in „Hilbert Transformation im uC berechnen“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
1_AMD_BKDG_Family__15h_Mod_00h-0Fh_BKDG.pdf
interleaving 4 way CS interleaving 2 way CS interleaving 1001b 4-GB, 8-GB, 16-GB [34:32] and [19:17] [33:32] and [18:17] [32] and [17] 1010b 4-GB, 8-GB, 16-GB [34:32] and [18:16] [33:32] and [17:16] [32] and [16] 1011b 8-GB, 16-GB, 32-GB [35:33] and [19:17] [34:33] and [18:17] [33] and [17] 1100b 16-GB
-
PDF
LTC_6240_1_2.pdf
0.01μF 0.1μF 1μF 10μF CAPACITIVE LOAD (pF) FREQUENCY (Hz) CAPACITIVE LOAD 6241 G31 6241 G32 6241 G33 Series Output Resistance and Settling Time vs Output Step Settling Time vs Output Step Overshoot vs Capacitive Load (Non-Inverting) (Inverting) 3.0 60 75pF 3.5 TA= 25°C TA= 25°C V = ±5V V = ±5V 3.0 S
in „Meßverstärker für 1/f-Rauschen 0.1 - 10 Hz“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DS_SX1261-2_V1.1-1307803.pdf
...................................................................................................33 5.1.2 Option B: SX1261 with LDO Regulator.........................................................................................................................34 5.1.3 Option C: SX1262 with DC-DC
-
PDF
STM32F429_Reference_Manual.pdf
33.4.1 Station management interface: SMI . . . . . . . . . . . . . . . . . . . . . . . . . 1126 33.4.2 Media-independent interface: MII . . . . . . . . . . . . . . . . . . . . . . . . . . . 1129 33.4.3
in „USB-C Dual-Role-Device DRD mit integriertem OTG FS PHY“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STM32_Reference_manual.pdf
33.4.1 Station management interface: SMI . . . . . . . . . . . . . . . . . . . . . . . . . 1126 33.4.2 Media-independent interface: MII . . . . . . . . . . . . . . . . . . . . . . . . . . . 1129 33.4.3
in „STM32F4 Timer Triggered DMA SPI – NSS Problem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
lt3580.pdf
MinimumInput Active Mode, SHDN Rising l 1.27 1.32 1.38 V Voltage High Active Mode, SHDN Falling l 1.24 1.29 1.33 V SHDN Input Voltage Low Shutdown Mode l 0.3 V SHDN Pin Bias Current V SHDN= 3V 40 60 μA V SHDN= 1.3V 9.7 11.6 13.4 μA V = 0V 0 0.1 μA SHDN Note 1: Stresses beyond those listed under Absolute MaximumRatings
in „Switcher CAD III Simulation - Schaltungsfehler ?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
1LTC2641_2642.pdf
BD 26412fb 10 LTC2641/LTC2642 TIMING DIAGRAM t 1 t2 3 t4 6 SCK 1 2 3 15 16 8 SDI t5 t7 26412 TD CS/LD OPERATION General Description The digital-to-analog transfer function at the V OUT pin is: The LTC2641/LTC2642 family of 16-/14-/12-bit voltage output DACs offer full 16-bit performance with less than
in „AVR ISP mkII sagt Kurzschluss zwischen SCK & MOSI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
lm3875.pdf
60 Hz, 7 kHz, 1:1 Figure 31. Figure 32. IMD 60 Hz, 7 kHz, 1:1 Power Supply Rejection Ratio Figure 33. Figure 34. Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Links: LM3875 LM3875 SNAS083D –JUNE 1999–REVISED APRIL 2013 www.ti.com Typical Performance
in „PCB Prüfung LM3875“ · Platinen ·
-
PDF
Amplifier_LM3886.pdf
Distribution Figure 30. Figure 31. Output Power vs THD + N Distribution Load Resistance Figure 32. Figure 33. Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Links: LM3886 LM3886 SNAS091C –MAY 1999–REVISED MARCH 2013 www.ti.com Typical Performance Characteristics
in „LM3886 LTspice Error“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
xe166_um_v2.1_2008_08_vol2per.pdf
Conversion Request 1 Mode Register XSFR(EC ) Reset Value: 0000 H H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LD CLR REQ LD SC EN EN 0 EV PND GT 0 M AN SI TR ENGT r w w rh r rw rw rw rw rw Field Bits Type Description ENGT [1:0] rw Enable Gate This bit field enables the gating functionality for the request source
in „Kernel State Configuration Register KSCCFG xe164 xe166 xe164f xe16x“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
xc2200_um_v2.1_2008_08_vol2per.pdf
Conversion Request 1 Mode Register XSFR(EC ) Reset Value: 0000 H H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 LD CLR REQ LD SC EN EN 0 EV PND GT 0 M AN SI TR ENGT r w w rh r rw rw rw rw rw Field Bits Type Description ENGT [1:0] rw Enable Gate This bit field enables the gating functionality for the request source
in „Schlechte Datenblätter von Infineon (CAN)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Yaskawa-SGDB-xxADx-x-TSE-S800-16E.pdf
1/29 125/80 320/80 51 102 2.80 (2.48) 16.7 (14.8) (1106/80) (2832/80) -09AjAL8K 1/45 194/80 497/80 33 66 4.50 (3.98) 18.4 (16.3) 5 (1717/80) (4399/80) -13AjAL1K 1.3 8.34 1/5 33.4/80 93.2/80 300 600 7.20 (6.37) 27.7 (24.5) (74) (296/80) (825/80) -13AjAL2K 1/9 60.0/80 168/80 167 334 4.80 (4.25) 25.3 (22.4
-
PDF
atmega2560_2561.pdf
53 PC0 (A8) (OC1A/PCINT5) PB5 24 52 PG1 (RD) (OC1B/PCINT6) PB6 25 51 PG0 (WR) 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 7 7 3 4 C D 2 1 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 B H G G E C N L L L L L L L L L L D D D D D D D D ) ) ) ) S V G T T ) ) ) ) ) ) P P ) ) ) ) ) ) ) )
in „Ethernet Buchse“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
z16c30um.pdf
Z16C30USC ZILOG USE'SMANUAL D15-D0 TCLR Non-Zero Detect Enable TCC (From Command- Driven Logic) (See Text) LD Counter (TCCR) DN Write TDR LD EOF/ EOM TxFIFO 0001 Detect Figure 5-13. A Model of the Transmit Character Counter Feature UM97USC0100 5-33 ® Z16C30USC ZILOG USERS MANUAL 5.19.1 The Character Counters (Continued) D15-D0 RCLR Non-Zero Detect Enable TCC (See Text) LD Counter ON RxFIFO 0000 Detect Rx Char Clk LD RxBound To Interrupt Logic Rx Shifter Incl/ Flag/Sync Detect LD LD RCHR RCC FIFO RCCR Only used in USCs manufactured before June 1993. Figure 5-14. A Model
in „unbekanntes Bus (Frame) entziffern, brauche Hilfe.“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega32.pdf
Bidirectional Port Pin with Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pullup Enable (PUE) 0 FF2 LD2 1 0 D Q D Q 1 G Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) 0 FF0 LD0 0 0 Port Pin (PXn) 1 D Q D Q 1 1 G Input Data (ID) From Last CelllockDR UpdateDR 229 2503Q–AVR–02/11 ATmega32
in „STK500 als ISP“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATM16_doc2466.pdf
Bidirectional Port Pin with Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pullup Enable (PUE) 0 FF2 LD2 1 0 D Q D Q 1 G Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) 0 FF0 LD0 0 0 Port Pin (PXn) 1 D Q D Q 1 1 G Input Data (ID) From Last CelClockDR UpdateDR 232 ATmega16(L) 2466P–AVR–08
in „ISP - Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
Bidirectional Port Pin with Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pullup Enable (PUE) 0 FF2 LD2 1 0 D Q D Q 1 G Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) 0 FF0 LD0 0 0 Port Pin (PXn) 1 D Q D Q 1 1 G Input Data (ID) From Last CelClockDR UpdateDR 232 2466T–AVR–07/10 ATmega16
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
Bidirectional Port Pin with Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pullup Enable (PUE) 0 FF2 LD2 1 0 D Q D Q 1 G Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) 0 FF0 LD0 0 0 Port Pin (PXn) 1 D Q D Q 1 1 G Input Data (ID) From Last CelClockDR UpdateDR 232 2466T–AVR–07/10 ATmega16
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mega32.pdf
Bidirectional Port Pin with Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pullup Enable (PUE) 0 FF2 LD2 1 0 D Q D Q 1 G Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) 0 FF0 LD0 0 0 Port Pin (PXn) 1 D Q D Q 1 1 G Input Data (ID) From Last CelClockDR UpdateDR 227 2503G–AVR–11/04 Figure 117
in „AVR Timer/Counter Zeit berechnen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90PWM2_2B_3_3B__2_.pdf
9.6% 10 -1.5% 5 0.0% 11 0.0% 230.4k 1 8.5% 3 8.5% 2 -16.8% 4 9.6% 2 0.0% 5 0.0% 250k 1 0.0% 3 0.0% 2 -33.3% 4 0.0% 2 -7.8% 5 -7.8% 500k 0 0.0% 1 0.0% – – 2 -33.3% – – 2 -7.8% 1M – – 0 0.0% – – – – – – – – (1) Max. 0.5 Mbps 1 Mbps 625 kbps 1.25 Mbps 691.2 kbps 1.3824 Mbps 1. UBRR = 0, Error = 0.0% 210 AT90PWM2
in „Interrupt bem Flankenwechsel beim AVR“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at90pwm3.pdf
9.6% 10 -1.5% 5 0.0% 11 0.0% 230.4k 1 8.5% 3 8.5% 2 -16.8% 4 9.6% 2 0.0% 5 0.0% 250k 1 0.0% 3 0.0% 2 -33.3% 4 0.0% 2 -7.8% 5 -7.8% 500k 0 0.0% 1 0.0% – – 2 -33.3% – – 2 -7.8% 1M – – 0 0.0% – – – – – – – – (1) Max. 0.5 Mbps 1 Mbps 625 kbps 1.25 Mbps 691.2 kbps 1.3824 Mbps 1. UBRR = 0, Error = 0.0% 210 AT90PWM2
in „Schrittmotorsteuerung mir 90atPWM3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
msp430g2553_MIXED_SIGNAL_MICROCONTROLLER.pdf
Mode, CKPH = 1 Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 33 MSP430G2x53 MSP430G2x13 SLAS735J –APRIL 2011–REVISED MAY 2013 www.ti.com USCI (SPI Slave Mode) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see
in „LiPo-Akku+LowPower: 5V Controller oder Spannungswandler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
user.manual.lpc17xx.pdf
RxFilterWoLClear register. Example: An example of a Magic Packet with station address 0x11 0x22 0x33 0x44 0x55 0x66 is the following (MISC indicates miscellaneous additional data bytes in the packet): <DESTINATION> <SOURCE> <MISC> FF FF FF FF FF FF 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44 55 66 11 22 33 44
in „LPCxpresso 1769 I2C Takt einstellen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Snubber_Circuits_Theoryslup100__TI.pdf
the estimated power will again be too high. The capacitor in a snubber stores energy. In a tance is 33OpFas above. The snubber capacitor is simple RC snubber the capacitor charges and lOOOpFand the resistor is 78 ohms. The voltage across the switch is 400V and the switching fre- discharges. By the principle
in „Flyback-Wandler Störungen auf Versorgung“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
4088fb.pdf
76.5 78.0 %V BUS Voltage Hysteresis 1.5 %V BUS VHOT Hot Temperature Fault Threshold Falling Threshold 33.4 34.9 36.4 %V BUS Voltage Hysteresis 1.5 %V BUS V NTC Disable Threshold Voltage Falling Threshold 0.7 1.7 2.7 %V DIS Hysteresis 50 mVS INTC NTC Leakage Current V NTC= VBUS = 5V –50 50 nA Ideal Diode
in „[EAGLE Anfänger] Package finden oder herstellen“ · Platinen ·
-
Datei
config-mod-LK511-mt7623n-BPiR2.txt
CONFIG_ARCH_OMAP3 is not set # CONFIG_ARCH_OMAP4 is not set # CONFIG_SOC_OMAP5 is not set # CONFIG_SOC_AM33XX is not set # CONFIG_SOC_AM43XX is not set # CONFIG_SOC_DRA7XX is not set # CONFIG_ARCH_SIRF is not set # CONFIG_ARCH_QCOM is not set # CONFIG_ARCH_RDA is not set # CONFIG_ARCH_REALVIEW is not set #
in „Linux Kernel 5.1.1. auf dem BPi-R2“ · PC Hard- und Software ·
-
PDF
EssentialC.pdf
pre-processor, assert. Section 6 Advanced Arrays and Pointers....................................pg. 33 address/offset arithmetic, heap memory management, heap arrays.pointers, base Section 7 Operators and Standard Library Reference..............pg. 41 A summary reference of the most common operators and
in „C-Syntax / Compiler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TMP117.pdf
D0 EEPROM3 C 0Fh x116 — — — — DID11 DID10 DID9 DID8 DID7 DID6 DID5 DID4 DID3 DID2 DID1 DID0 Device lD E (1) This value is stored in electrically-erasable, programmable read-only memory (EEPROM) during device manufacturing. The device reset value can be changed by writing the relevant code I in the EEPROM
in „Präzise Temperaturmessung mit 12Bit-ADC und NTC“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
buildroot-2011.02-Mini2440-linux-2.6.39.patch
CONFIG_ARCH_H720X is not set +# CONFIG_ARCH_IOP13XX is not set +# CONFIG_ARCH_IOP32X is not set +# CONFIG_ARCH_IOP33X is not set +# CONFIG_ARCH_IXP23XX is not set +# CONFIG_ARCH_IXP2000 is not set +# CONFIG_ARCH_IXP4XX is not set +# CONFIG_ARCH_DOVE is not set +# CONFIG_ARCH_KIRKWOOD is not set +# CONFIG_ARCH_LOKI
in „mini2440 Odyssee“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
buildroot-2011.02-Mini2440-linux-2.6.39.patch
CONFIG_ARCH_H720X is not set +# CONFIG_ARCH_IOP13XX is not set +# CONFIG_ARCH_IOP32X is not set +# CONFIG_ARCH_IOP33X is not set +# CONFIG_ARCH_IXP23XX is not set +# CONFIG_ARCH_IXP2000 is not set +# CONFIG_ARCH_IXP4XX is not set +# CONFIG_ARCH_DOVE is not set +# CONFIG_ARCH_KIRKWOOD is not set +# CONFIG_ARCH_LOKI
in „mini2440 Odyssee“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny1614-16-17-DataSheet-DS40002204A_1_.pdf
..............................................................................465 33.2. Overview.................................................................................................................................. 465 33.3. Functional Description..............................................................................................................467 33.4. Register Summary....................................................................................................................488 33.5. Register Description..................................
in „50% PWM für H-Brücke mit Attiny1614“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATTINY_3216_DB.pdf
..............................................................................464 33.2. Overview.................................................................................................................................. 464 33.3. Functional Description..............................................................................................................466 33.4. Register Summary....................................................................................................................487 33.5. Register Description..................................
in „Attiny 3216 QTouch Funktion“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Exp_Meth_In_RF_Des--Wes_Hayward.pdf
saturation, the current throueh Rl from the collector. defined bv 2.4 Chapter 2 +12 V R2, 6 . 8 K -33K 5.S4K 33K £ i-AAAr- (7,61v) (2.05v 4f- R l , 33K ;> RC, IK S . 8 k | R 2 P-45V) i >330 ± TH3 (b) Fig 2.14—PNP biased to the same conditions as we established with the NPN example. Fig 2.13—Evolution
in „Literatur zum Selbstbau von Sendern und Empfängern“ · HF, Funk und Felder ·
-
PDF
ATMega16.pdf
Bidirectional Port Pin with Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pullup Enable (PUE) 0 FF2 LD2 1 0 D Q D Q 1 G Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) 0 FF0 LD0 0 0 Port Pin (PXn) 1 D Q D Q 1 1 G Input Data (ID) From Last CelClockDR UpdateDR 226 ATmega16(L) 2466E–AVR–10
in „DCF auf INT0“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
VHF-COMM.1983.3.pdf
I.S2 Te?·~·B,lS2 Fed , Rep, of Germany Bel gi um COMEl EC D \'!Imu~ RUL10·.JlI'~.2 Telephones (9 \ 33) 855,856 7000 MONS Tel 0653t 609 7 Sr(H(loOhQusOru:~els~Sh'(>nwQQ ~'6 8·£2' 18 GENr PCROO( )'lOJt2~7CCP To)1 (0'91 ,3 1 2 1 1 1 Publlshet: Terry Bittan. OJ 0 8 0 O~nmark Fl.o::>mmmo Pcoersen 0 2 B LOGIC
-
Datei
dmesg.txt
Linux version 5.8.0-48-generic (buildd@lgw01-amd64-052) (gcc (Ubuntu 10.2.0-13ubuntu1) 10.2.0, GNU ld (GNU Binutils for Ubuntu) 2.35.1) #54-Ubuntu SMP Fri Mar 19 14:25:20 UTC 2021 (Ubuntu 5.8.0-48.54-generic 5.8.18) [ 0.000000] Command line: BOOT_IMAGE=/boot/vmlinuz-5.8.0-48-generic root=/dev/mapper/
in „Rechner stürzt gelegentlich ab--> dmesg info“ · PC Hard- und Software ·
-
PDF
SPLC501C_v1.8.pdf
.................................................................................................. 33 6.23. NOP .............................................................................................................................................................................................
in „Welche Signale sind das? LCD Ansteuerung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SPLC501C_v1.8.pdf
.................................................................................................. 33 6.23. NOP .............................................................................................................................................................................................
in „LCD-Display Signal abgreifen, verändern und weiterschicken“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmel-42005-8-and-16-bit-AVR-Microcontrollers-XMEGA-E_Manual.pdf
31 +0x05 FUSEBYTE5 - - BODACT[1:0] EESAVE BODLEVEL[2:0] 32 +0x06 FUSEBYTE6 FDACT5 FDACT4 VALUE[5:0] 33 +0x07 LOCKBITS BLBB[1:0] BLBA[1:0] BLBAT[1:0] LB[1:0] 33 4.20 Register Summary – Production Signature Row Address Auto Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3 Bit 1 Bit 0 Page +0x00 YES RCOSC8M RCOSC8M
in „ATxmega8E5 - ADC Gain Korrektur“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AtMega644P_Datasheet.pdf
Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pull-up Enable (PUE) 0 1 Output Control (OC) FF1 LD1 0 0 1 D Q D Q 1 G Output Data (OD) ) X 0 FF0 LD0 0 ( 0 i 1 D Q D Q 1 t 1 o G P Input Data (ID) From Last Cell ClockDR UpdateDR 263 2593O–AVR–02/12 Figure 23-4. General Port Pin Schematic Diagram See
in „Alkoholmessgerät programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega644.pdf
Pull-up Function. ShiftDR To Next Cell EXTEST Vcc Pull-up Enable (PUE) 0 1 Output Control (OC) FF1 LD1 0 0 1 D Q D Q 1 G Output Data (OD) ) X 0 FF0 LD0 0 ( 0 i 1 D Q D Q 1 t 1 o G P Input Data (ID) From Last Cell ClockDR UpdateDR 263 2593O–AVR–02/12 Figure 23-4. General Port Pin Schematic Diagram See
in „SPI-Kommunikation Atmega644 - ADS1118“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega48PA-ATmega88PA-ATmega168PA_Datasheet.pdf
PAGESIZEB) ;init loop variable ldi loophi, high(PAGESIZEB) ;not required for PAGESIZEB<=256 Wrloop: ld r0, Y+ ld r1, Y+ ldi spmcrval, (1<<SELFPRGEN) rcall Do_spm adiw ZH:ZL, 2 sbiw loophi:looplo, 2 ;use subi for PAGESIZEB<=256 brne Wrloop ; execute Page Write subi ZL, low(PAGESIZEB) ;restore pointer sbci
in „Probleme mit Int Capt ISR ATmega48PA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega1284P_128KByte.pdf
pull-up function ShiftDR To Next Cell EXTEST Vcc Pull-up Enable (PUE) 0 1 Output Control (OC) FF1 LD1 0 0 D Q D Q 1 1 G Output Data (OD) ) X 0 FF0 LD0 0 ( 0 i 1 D Q D Q 1 r 1 P G Input Data (ID) From Last Cell ClockDR UpdateDR 2020 Microchip Technology Inc. Data Sheet Complete DS40002070B-page 272
in „ATmega1284P versus ohne P“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc8209.pdf
. Acceptance filter block diagram. internal RxDcan Rx Shift Register (internal) ID & RB RTR IDE 14(33) RB excluded = 13(31) Hit MOb[i] Write enable 1 14(33) 13(31) - RB excluded 13(31) ID & RB RTRTAG IDE IDMSK RTRMSK IDEMSK CANIDT registers & CANCDMOB (MOb[i]) CANIDM registers (MOb[i]) Note: Examples