-
PDF
PIC_32_MX_110_F_016_-_I-SO__11-2-3___SO_28_.pdf
Input 100 kHz mode 0 — ns — Hold Time 400 kHz mode 0 0.9 μs 1 MHz mode 0 0.3 μs (Note 1) IS30 TSU:STA Start Condition 100 kHz mode 4700 — ns Only relevant for Repeated Setup Time Start condition 400 kHz mode 600 — ns 1 MHz mode 250 — ns (Note 1) IS31 THD:STA Start Condition 100 kHz mode 4000 — ns After
in „pic32 flash und i/o speed“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC_32M_X_220_F_032_B-50I-SP_____DIP_28_.pdf
Input 100 kHz mode 0 — ns — Hold Time 400 kHz mode 0 0.9 μs 1 MHz mode 0 0.3 μs (Note 1) IS30 TSU:STA Start Condition 100 kHz mode 4700 — ns Only relevant for Repeated Setup Time Start condition 400 kHz mode 600 — ns 1 MHz mode 250 — ns (Note 1) IS31 THD:STA Start Condition 100 kHz mode 4000 — ns After
in „PIC32MX flash access time“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
HD66766-10.pdf
S S S S S DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB CMS=0 CMS=1 15 0 15 0 15 0 15 0 15 0 15 015 015 0 COM1 COM176 "0000"H "0001"H "0002"H "0003"H "0080"H "0081"H "0082"H "0083"H COM2 COM175 "0100"H "0101"H "0102"H "0103"H "0180"H "0181"H "0182"H "0183"H COM3 "0283"H COM174 "0200"H "0201"H "0202
in „The Siemens S65 132x176, 65536 color display with AVR“ · Projekte & Code ·
-
PDF
LGT8FX8P_databook_v1.0.4.pdf
RJMP USART_RXC USART 接收完成中断 0x013 RJMP USART_UDRE USART 数据寄存器空中断 0x014 RJMP USART_TXC USART 发送完成中断 0x015 RJMP ADC ADC 转换完成中断 0x016 RJMP EE_RDY EEPROM 控制器准备好中断 0x017 RJMP ANA_COMP 比较器中断 0x018 RJMP TWI TWI 控制器中断 0x019 NOP 保留地址 0x01A NOP 保留地址 0x01B RJMP PCI3 引脚电平变化中断 3 ; 0x01C (RESET :) LDI r16, high(RAMEND
in „Spot Welder Firmware Update fehlerhaft“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LGT8FX8P_databook_v1.0.4.pdf
RJMP USART_RXC USART 接收完成中断 0x013 RJMP USART_UDRE USART 数据寄存器空中断 0x014 RJMP USART_TXC USART 发送完成中断 0x015 RJMP ADC ADC 转换完成中断 0x016 RJMP EE_RDY EEPROM 控制器准备好中断 0x017 RJMP ANA_COMP 比较器中断 0x018 RJMP TWI TWI 控制器中断 0x019 NOP 保留地址 0x01A NOP 保留地址 0x01B RJMP PCI3 引脚电平变化中断 3 ; 0x01C (RESET :) LDI r16, high(RAMEND
-
PDF
pm2519ocr.pdf
of representation units 1 1 0 0 0 Acuracy £(0.1%ofreading+0.02%ofrange) Temperature coefficient 2 0.015%/9C Inputimpedance £10mVrange 1M#1% 1V, 10 V range T o m+ e1 % 100 V, 1 0 0 0V range 9,11 MSL 1% Offset current in input : < 2 0 pA s M A R 160 dB for ac. signals at 50 Hz + 0.1% 40 6B for ac. signals
in „Pjilips PM2519“ · Markt ·
-
PDF
tms320lf2407a.pdf
TOLERANCE) 4 4.7 3.9 0.082 5 5.6 2.7 0.056 6 6.8 1.8 0.039 7 8.2 1.5 0.033 8 9.1 1 0.022 9 10 0.82 0.015 10 11 0.68 0.015 11 12 0.56 0.012 12 13 0.47 0.01 13 15 0.39 0.0082 14 15 0.33 0.0068 15 16 0.33 0.0068 16 18 0.27 0.0056 17 18 0.22 0.0047 18 20 0.22 0.0047 19 22 0.18 0.0039 20 24 0.15 0.0033 low-power
in „TMS320LF2407 ???“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
XC866_ds_v12.pdf
AN7 P0.1/TDI_0/T13HR_1/RXD_1/EXF2_1/COUT61_114 25 V AREF P2.0/CCPOS0_0/EXINT1/T12HR_2/TCK_1/CC61_3/AN015 24 VAGND P2.1/CCPOS1_0/EXINT2/T13HR_2/TDI_1/CC62_3/AN16 23 P2.6/AN6 P2.2/CCPOS2_0/CTRAP_1/CC60_3/AN2 17 22 P2.5/AN5 VDDP 18 21 P2.4/AN4 VSSP 19 20 P2.3/AN3 Figure 4 XC866 Pin Configuration, PG-TSSOP
in „Wie schnell ist der Counter eines 8-Bir µC's“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AoE3_chapter9.pdf
these inexpensive ($0.30) regulators. itance. It may go into considerably more detail, in cases where sta- Figure 9.8 shows how easy it is to make a +5V reg- bility is an important issue, for example with low-dropout regulators (see later discussion). Note the larger capacitance values in the nega- ulator
in „Labornetzgerät - Fragen zum Schaltplan“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
STM32F405-7x.pdf
and SCL rise time - 1000 20 + 0.1C b 300 r(SCL) t f(SDA) SDA and SCL fall time - 300 - 300 f(SCL) h(STA) Start condition hold time 4.0 - 0.6 - Repeated Start condition µs tsu(STA) 4.7 - 0.6 - setup time tsu(STO) Stop condition setup time 4.0 - 0.6 - μs t Stop to Start condition time 4.7 - 1.3 - μs w(STO:STA) (bus free) Capacitive load for each bus C b line - 400 - 400 pF 1. Guaranteed by design, not tested in production. 2 2. fPCLK1 must be at 2east 2 MHz to achieve standard mode I C frequencies. It must
in „STM32 DCMI (Kamera) Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
R6581.txt
OPT ICAL *TRG *ESR *STB *CLS *RCL *ESE *IDN RTU TRT TRS TRP TRN TLS MSR MSP MRP MNS FTR TIN SUB ERR STA RAT MIP AVN SCN ARP HIP INI PLC MDL AVE SCD FPC ICL ARD ARC DAO ABO KDB CAL DFE ICALOHT ICALDCT ICALACT KDEVMD ICALOH KDBMMD ICALDC ICALAC CALZR CALZF CALOH KDBMD CALDC *_N^NuNV `N. *G"n N^NuNV f "n
in „Hilfe bei Disassembler 68000 Binary“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STC15F100-en.pdf
mil COMMON DIMENSIONS A A2 (UNITS OF MEASURE = INCH) SYMBOL MIN NOM MAX L A1 A - - 0.175 e b A1 0.015 - - 100 mil b1 A2 0.125 0.13 0.135 b 0.016 0.018 0.020 b1 0.058 0.060 0.064 C 0.008 0.010 0.11 D 1.012 1.026 1.040 E 0.290 0.300 0.310 E1 0.245 0.250 0.255 e 0.090 0.100 0.110 L 0.120 0.130 0.140 θ0
in „STC15F104W will nicht so recht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
40001722A.pdf
CCP1CON 313h — 393h IOCAF 014h — 094h — 114h — 193h PMDATL 214h SSP1STAT 294h — 314h — 394h IOCBP 015h TMR0 095h OPTION_REG 115h — 194h PMDATH 215h SSP1CON1 295h — 315h — 395h IOCBN 016h TMR1L 096h PCON 116h BORCON 195h PMCON1 216h SSP1CON1 296h — 316h — 396h IOCBF 017h TMR1H 097h WDTCON 117h FVRCON
in „PIC16(L)F1703 low voltage Programmierung?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
isco_3700.pdf
able time intervals (time-pacing) or at equal flow- pling, resume sampling, display the operating sta- tus, and move the distributor arm to the next bottle. volume intervals using flow pulse inputs from an external flow meter (flow-pacing). You can set the flow interval from 1 to 9,999 flow pulses.
in „Reparatur Motorsteuerung, Probennehmer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Attiny24a-44a-84a.pdf
Registers 0x0000 - 0x001F 64 I/O Registers 0x0020 - 0x005F 0x0060 Internal SRAM (128/256/512 x 8) 0x0DF/0x015F/0x025F 5.2.1 Data Memory Access Times This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk cycles as illustrated
in „Kann jemand über meine Inialisierung drüberfliegen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
RXV667.pdf
O L act FPGA nCONF D19/CTS6/ 87 RTS6/SS6/ P12_3 FPGA_N_ 10kPU HDMI_PON I --- I L act FPGA nSTATUS STA P12_3 D18/RXD6/ 88 SCL6/STXD6/ P12_2 FPGA_ 10kPU HDMI_PON I --- I H act FPGA CONF DONE CDONE P12_2 71 RX-V667/HTR-6063/RX-A700 Related Power Supply / Pin Port Use Function Terminal OFF ON Detail of
in „Yamaha RX-V667 Reparatur und Bezugsquellen?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
LGT8F328P.pdf
RJMP USART_UDRE The USART data register is empty 0x014 RJMP USART_TXC The USART sends an interrupt 0x015 RJMP ADC ADC conversion complete interrupt 0x016 RJMP EE_RDY The EEPROM controller is ready to interrupt 0x017 RJMP ANA_COMP Comparator interrupt 0x018 RJMP TWI TWI controller interrupt 0x019 NOP Keep
in „Neue 8-Bit Tinys vorgestellt: 417/814/816/817“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
pm2521ocr.pdf
DOWN | (z) 7 ~Tes SK3 ! s 3 4 LOBATT 10n | i ° +I ASK | 2 ue ' | . : | ” SK4 | a DI919 | be HEF4051 sta388 : 811130 | ‘ Fig.36. Switch decoding | . , | | : , | 51 v153 52 . BAW62 : -R Y C153 ontrol outputs 52 ia Control of the reed relays used for range changing, function switching, ete. isachieved by
in „Pjilips PM2519“ · Markt ·
-
PDF
x31ba001.f10.3__S1D13706_Spec_Rev_10.3_.pdf
powered down and the status of the memory controller is indicated by the Memory Controller Power Save Sta- tus bit (REG[A0h] bit 3). However, memory writes are possible during power save mode because the S1D13706 dynamically enables the memory controller for display buffer writes. 2 GPIO Pins are configured
in „TFT-Display Controller an STM32 über FSMC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MS-17631_2.0.pdf
HP_L_ADC R366 R369 G P=2.3x2.3 / 4ohm=1.32W 4.7KR0402 4.7KR0402 6 2 APA2051QBI-TRG_TQFN28 ▯ S C53 C0.015u16X0402 AGND AGND ▯ AGND Bass Speaker Woofer SPEC=3.8ohm / normal 3W,Max 4w C R26 = 30K 27K RMS=3.04V R75 30KR0402 P=3.38x3.38 / 3,8ohm=3W AGND Cost Down F 24.9K RMS=2.81V R343 X_39KR0402 C352 X_C0.033u1600402
in „In Circuit Programmierer für 8-pin 150mil SOIC PM25LD512“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
252039.pdf
S Int Frac 04C Gs (013) 0 0 0 0 0 0 0 0 Int Frac 050 dGdx (014) S S S S S S S S Int Frac 054 dGdy (015) S S S S S S S S Int Frac 058 Bs (016) 0 0 0 0 0 0 0 0 Int Frac 05C dBdx (017) S S S S S S S S Int Frac 060 dBdy (018) S S S S S S S S Int Frac MB86277 MINT Graphics Controller 119 Specifications Rev
in „LCD Display / Controller eines Schweißgerätes prüfen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny26.pdf
the CPU wakes up from Power-down, the selected clock source is used to time the start-up, ensuring sta- ble oscillator operation before instruction execution starts. When the CPU starts from Reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation
in „ATtiny26(L) Analog-Digital-Wandler ( ADC ) Datenblattübersetzung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
R32C-152_Users_Manual.pdf
0150h to 0153h) 84 CAN2 receive FIFO +340 to +343 (0154h to 0157h) 85 Reserved +344 to +347 (0158h to 015Bh) 86 Reserved +348 to +351 (015Ch to 015Fh) 87 E dataFlash +352 to +355 (0160h to 0163h) 88 28. “E2PROM Emulation Data Flash” Reserved +356 to +359 (0164h to 0167h) 89 Reserved +360 to +363 (0168h
in „Keine UART Programmierung bei R32C möglich“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
attiny84.pdf
Registers 0x0000 - 0x001F 64 I/O Registers 0x0020 - 0x005F 0x0060 Internal SRAM (128/256/512 x 8) 0x0DF/0x015F/0x025F 5.2.1 Data Memory Access Times This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk cycles as illustrated
in „Attiny 84 ISP?!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVR_ATtiny_24_44_84.pdf
Registers 0x0000 - 0x001F 64 I/O Registers 0x0020 - 0x005F 0x0060 Internal SRAM (128/256/512 x 8) 0x0DF/0x015F/0x025F 5.2.1 Data Memory Access Times This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk cycles as illustrated
in „AVR Programm brennen ohne Bootloader“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Lang_CDDA.pdf
der 3 Mons, 1.1Interview 25. Nov. 1993,5A 105 4 van Tilburg, J.J.G.Ch. Interview 2. Dez. 1993,6A 008-015 I Ottens, L.F. Interview 12. Okt. 1993,2A 215 vgl. auch GuterlF."Cornpact Disc".IEEE Spectrum, 25(11), 1988, hier: 2Mons, J.J. Interview 25. Nov. 1993,5A 060 S.I04 3ebenda, 5A 082 S van Tilburg, I.I.G.Ch
in „Sample Frequenz 48 KHz vs. 44 KHz“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
PIC16F18344.pdf
0000 r 014h PIR4 CWG2IF CWG1IF TMR5GIF TMR5IF CCP4IF CCP3IF CCP2IF CCP1IF 0000 0000 0000 0000 C y 015h TMR0L TMR0L<7:0> xxxx xxxx xxxx xxxx 1 016h TMR0H TMR0H<7:0> or TMR0<15:8> 1111 1111 1111 1111 017h T0CON0 T0EN — T0OUT T016BIT T0OUTPS<3:0> 0-00 0000 0-00 0000 6 ( 018h T0CON1 T0CS<2:0> T0ASYNC T0CKPS
in „EEPROM Verständnisproblem beim PIC 16F18344“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC16F1939.pdf
CCP3CON 393h — 014h — 094h — 114h CM2CON1 194h EEDATH 214h SSPSTAT 294h PWM1CON 314h PWM3CON 394h IOCBP 015h TMR0 095h OPTION_REG 115h CMOUT 195h EECON1 215h SSPCON1 295h CCP1AS 315h CCP3AS 395h IOCBN 016h TMR1L 096h PCON 116h BORCON 196h EECON2 216h SSPCON2 296h PSTR1CON 316h PSTR3CON 396h IOCBF 017h TMR1H
in „MPLAB delay und xtalfreq richtig benutzen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90PWM2_2B_3_3B__2_.pdf
Complete Handler 0x013 rjmp EXT_INT1 ; IRQ1 Handler 0x014 rjmp SPI_STC ; SPI Transfer Complete Handler 0x015 rjmp USART_RXC ; USART, RX Complete Handler 0x016 rjmp USART_UDRE ; USART, UDR Empty Handler 0x017 rjmp USART_TXC ; USART, TX Complete Handler 0x018 rjmp EXT_INT2 ; IRQ2 Handler 0x019 rjmp WDT ; Watchdog
in „Interrupt bem Flankenwechsel beim AVR“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at90pwm3.pdf
Complete Handler 0x013 rjmp EXT_INT1 ; IRQ1 Handler 0x014 rjmp SPI_STC ; SPI Transfer Complete Handler 0x015 rjmp USART_RXC ; USART, RX Complete Handler 0x016 rjmp USART_UDRE ; USART, UDR Empty Handler 0x017 rjmp USART_TXC ; USART, TX Complete Handler 0x018 rjmp EXT_INT2 ; IRQ2 Handler 0x019 rjmp WDT ; Watchdog
in „Schrittmotorsteuerung mir 90atPWM3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DM00031020.pdf
register (SDIO_DCOUNT) . . . . . . . . . . . . . . . . . . 894 28.9.11 SDIO status register (SDIO_STA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 895 28.9.12 SDIO interrupt clear register (SDIO_ICR) . . . . . . . . . . . . . . . . . . . . . . 896 28.9.13 SDIO mask register (SDIO_MASK) .
in „fsmc am stm32f4“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
r_manuel.pdf
register (SDIO_DCOUNT) . . . . . . . . . . . . . . . . . . 894 28.9.11 SDIO status register (SDIO_STA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 895 28.9.12 SDIO interrupt clear register (SDIO_ICR) . . . . . . . . . . . . . . . . . . . . . . 896 28.9.13 SDIO mask register (SDIO_MASK) .
in „Hilfe bei Programmierung STM32F407VG bei TIM1“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
1_AMD_BKDG_Family__15h_Mod_00h-0Fh_BKDG.pdf
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 01 0100 0001 0101 01B8 015C 012E 01C6 0163 01FD 0189 019D B801 5C01 2E01 C601 6301 FD01 8901 9D01 02 0200 0002 0202 0201 02B8 025C 02FD 02C6 028B 0263 024B 0102 B802 5C02 FD02 C602 8B02 6302 4B02 03 0300 0003 0303 03B9 03E4 0372
-
PDF
DM00135183.pdf
register (SDIO_DCOUNT) . . . . . . . . . . . . . . . . . . 1029 29.8.11 SDIO status register (SDIO_STA) . . . . . . . . . . . . . . . . . . . . . . . . . . . 1029 29.8.12 SDIO interrupt clear register (SDIO_ICR) . . . . . . . . . . . . . . . . . . . . . 1030 29.8.13 SDIO mask register (SDIO_MASK) . .
in „STM32F446 FMP I2C kein Open Drain möglich?!“ · Mikrocontroller und Digitale Elektronik ·