-
PDF
CY7C68013.pdf
level 20–33 pF (5% tolerance) load capacitors. An on-chip PLL multiplies the 24-MHz oscillator up to 480 MHz, as required by the transceiver/PHY, and internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz. The clock frequency of the 8051 can be changed by
-
PDF
CY7C68013.pdf
level 20–33 pF (5% tolerance) load capacitors. An on-chip PLL multiplies the 24-MHz oscillator up to 480 MHz, as required by the transceiver/PHY, and internal counters divide it down for use as the 8051 clock. The default 8051 clock frequency is 12 MHz. The clock frequency of the 8051 can be changed by
in „Stereokamera CY7C68013A + 2 mal MT9D131“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TestArmTurtorialDeu.pdf
Abschnitts .text: 80000ec 0f481049 104a03e0 52f8043b 40f8043b .H.I.J..R ..; @ ..; 80000fc 8842f9d3 0d480e49 4ff00002 01e040f8 .B ... H.IO ..... @. 800010c 042b8842 fbd300f0 47f800f0 4bf84ff4. +. B .... G ... K.O. 800011c 80710848 01600848 00f058f8 30bffde7 .q.H.`.H..X.0 ... 800012c 00040020 04040020 f0010008
in „ARM-Assembler-Tutorial“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
pic16f88.pdf
will cause the SSPIF, BF and UA are set). SSP module not to give this ACK pulse: 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this a) The Buffer Full bit, BF (SSPSTAT<0>),
in „auftrennen einer 2stelligen Dezimalzahl in asm (pic 16f88)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datenblatt_PIC12F1822.pdf
SSP1IF and UA are still set so that the slave soft- ware can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSP1IF. 11. Slave reads the received matching address from SSP1BUF clearing BF. 12. Slave loads high address into SSP1ADD. 13
in „PIC12F1822-PWM Mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datenblatt_PIC12F1822.pdf
SSP1IF and UA are still set so that the slave soft- ware can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSP1IF. 11. Slave reads the received matching address from SSP1BUF clearing BF. 12. Slave loads high address into SSP1ADD. 13
in „Interrupt-PIC12F1822“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
12F1822_1823.pdf
SSP1IF and UA are still set so that the slave soft- ware can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSP1IF. 11. Slave reads the received matching address from SSP1BUF clearing BF. 12. Slave loads high address into SSP1ADD. 13
in „Auflösung PWM-Mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
12F1822_1823.pdf
SSP1IF and UA are still set so that the slave soft- ware can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSP1IF. 11. Slave reads the received matching address from SSP1BUF clearing BF. 12. Slave loads high address into SSP1ADD. 13
in „8Bits und 2Bits in eine Integer-Variable“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
12F1822_1823.pdf
SSP1IF and UA are still set so that the slave soft- ware can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSP1IF. 11. Slave reads the received matching address from SSP1BUF clearing BF. 12. Slave loads high address into SSP1ADD. 13
in „Timer2 auf 10bit einstellen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC12FLF1822PIC16FLF1823.pdf
SSP1IF and UA are still set so that the slave soft- ware can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSP1IF. 11. Slave reads the received matching address from SSP1BUF clearing BF. 12. Slave loads high address into SSP1ADD. 13
in „PIC16lf1823 General purpose I/Os mit Schmitt Trigger ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
pic18f2320.pdf
. set before the transfer was received. 8. Receive first (high) byte of address (bits SSPIF and BF are set). In this case, the SSPSR register value is not loaded into the SSPBUF but bit SSPIF (PIR1<3>) is set. The 9. Read the SSPBUF register (clears bit BF) and BF bit is cleared by reading the SSPBUF
in „I2C-Bus Collision“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
40001722A.pdf
Sequence Enable, ACKEN bit of the SSPCON2 register. 9. After the eighth falling edge of SCL, SSPIF and BF are set. 23.6.7.1 BF Status Flag 10. Master clears SSPIF and reads the received byte from SSPUF, clears BF. In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF
in „PIC16(L)F1703 low voltage Programmierung?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
4620.pdf
was set before the transfer was received. 8. Receive first (high) byte of address (bits SSPIF and BF are set). In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The 9. Read the SSPBUF register (clears bit BF) and BF bit is cleared by reading the SSPBUF
in „SPI master/slave - schreib/lese befehle ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC16F1503.pdf
SSPxIF and UA are still set so that the slave soft- ware can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected. 10. Slave clears SSPxIF. 11. Slave reads the received matching address from SSPxBUF clearing BF. 12. Slave loads high address into SSPxADD. 13
in „Versorgungsspannung vom PIC mit PIC messen“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
nibble_data.vhd
x"0BD" => data <=memory(15)(11 downto 8); when x"0BE" => data <=memory(15)(15 downto 12); when x"0BF" => data <=memory(15)(3 downto 0); when x"0C0" => data <=memory(15)(7 downto 4); --ende 2. Reihe when x"0C1" => data <=memory(16)(19 downto 16); when x"0C2" => data <=memory(16)(23 downto 20); when x
-
PDF
Mikrocontroller-PIC18F2420.pdf
. set before the transfer was received. 8. Receive first (high) byte of address (bits, SSPIF and BF, are set). In this case, the SSPSR register value is not loaded into the SSPBUF, but bit, SSPIF (PIR1<3>), is set. The 9. Read the SSPBUF register (clears BF bit) and BF bit is cleared by reading the
in „Spannungseinbruch beim Sampeln des Signals“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
output.txt
Invalid opcode at 0x01de (478). Disassembler skipped two bytes. .word 0x0018 ; Invalid opcode at 0x01e0 (480). Disassembler skipped two bytes. 1e2: nop 1e4: nop 1e6: nop .word 0x0044 ; Invalid opcode at 0x01e8 (488). Disassembler skipped two bytes. .word 0x0041 ; Invalid opcode at 0x01ea (490). Disassembler
in „Atmega8 löst Timerinterrupt nicht aus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18f6622.pdf
. set before the transfer was received. 8. Receive first (high) byte of address (bits SSPxIF and BF are set). In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is 9. Read the SSPxBUF register (clears bit BF) and cleared by reading the SSPxBUF
in „PIC 18F6622 Zeit um EEPROM zu schreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC_18F8722_Data_Sheet.pdf
pulse: line, this will clear bit UA. • The Buffer Full bit, BF (SSPxSTAT<0>), was set 6. Read the SSPxBUF register (clears bit BF) and before the transfer was received. clear flag bit SSPxIF. • The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was
in „PIC 18F6527 mit 32MHz Takten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
VHF-COMM.1984.3.pdf
Designation Component 11 060 1 - 0 6 11 LED L0 350·4 5 0 612 - 0 616 Oiode l N4148 2 T 601,T 602 FET BF 256 5 T 603 - T 607 FET BF245 C 10 T608 - T 617 Transistor BC 237 B 1 1601 NE 556N 1602 HEF 40192 BP 1 1 1603 HEF 4028 BP 1 1604 HEF 4001 BP 2 1605, 1606 HEF 4030 BP 2 1607, 1608 CO 4066 BE 1 1609 TL
-
PDF
VHF-COMM.1984.3.pdf
Designation Component 11 060 1 - 0 6 11 LED L0 350·4 5 0 612 - 0 616 Oiode l N4148 2 T 601,T 602 FET BF 256 5 T 603 - T 607 FET BF245 C 10 T608 - T 617 Transistor BC 237 B 1 1601 NE 556N 1602 HEF 40192 BP 1 1 1603 HEF 4028 BP 1 1604 HEF 4001 BP 2 1605, 1606 HEF 4030 BP 2 1607, 1608 CO 4066 BE 1 1609 TL
-
Datei
Castillo33.c
0x5955, 0x0ABF, 0xB1FC, 0x0255, 0x45A2, 0x8002, 0x0235, 0xFFD6, 0x455B, 0x1551, 0x8585, 0xD616, 0x56BF, 0xF595, 0x80E3, 0x956C, 0x2595, 0xA256, 0x5635, 0x25A4, 0xA956, 0x5565, 0x55A4, 0x5655, 0x5A25, 0x6555, 0x27FD, 0xCFF0, 0x0956, 0xD600, 0x5808, 0x6024, 0xBFFD, 0x1455, 0x5915, 0xBF58, 0x8859, 0x6156
in „BMP/JPEG/GIF/PNG nach C-Code konvertieren“ · Projekte & Code ·
-
Datei
Castillo33.c
0x5955, 0x0ABF, 0xB1FC, 0x0255, 0x45A2, 0x8002, 0x0235, 0xFFD6, 0x455B, 0x1551, 0x8585, 0xD616, 0x56BF, 0xF595, 0x80E3, 0x956C, 0x2595, 0xA256, 0x5635, 0x25A4, 0xA956, 0x5565, 0x55A4, 0x5655, 0x5A25, 0x6555, 0x27FD, 0xCFF0, 0x0956, 0xD600, 0x5808, 0x6024, 0xBFFD, 0x1455, 0x5915, 0xBF58, 0x8859, 0x6156
in „Bilder umwandeln für C/C++ Code“ · Softwareentwicklung ·
-
PDF
esp32-c3_technical_reference_manual_en.pdf
Version 1.1) Submit Documentation Feedback 2 GDMA Controller (GDMA) GoBack Register 2.20. GDMA_IN_DSCR_BF0_CHn_REG (n: 0-2) (0x0094+192*n) C0 B0 CR _DS IK _IL DA G 31 0 0 Reset GDMA_INLINK_DSCR_BF0_CHn Represents the address of the current receive descriptor x that is pre-read. (RO) Register 2.21. GDMA_IN_DSCR_BF1
in „Mit dem ESP32C3 laufen lernen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
esp32-c3_technical_reference_manual_en.pdf
Version 1.1) Submit Documentation Feedback 2 GDMA Controller (GDMA) GoBack Register 2.20. GDMA_IN_DSCR_BF0_CHn_REG (n: 0-2) (0x0094+192*n) C0 B0 CR _DS IK _IL DA G 31 0 0 Reset GDMA_INLINK_DSCR_BF0_CHn Represents the address of the current receive descriptor x that is pre-read. (RO) Register 2.21. GDMA_IN_DSCR_BF1
in „ESP32C3 > PLL“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
debug_okay.asm
r1, r1 6a: 1f be out 0x3f, r1 ; 63 6c: cf ef ldi r28, 0xFF ; 255 6e: d4 e0 ldi r29, 0x04 ; 4 70: de bf out 0x3e, r29 ; 62 72: cd bf out 0x3d, r28 ; 61 00000074 <__do_copy_data>: 74: 11 e0 ldi r17, 0x01 ; 1 76: a0 e0 ldi r26, 0x00 ; 0 78: b1 e0 ldi r27, 0x01 ; 1 7a: e6 ee ldi r30, 0xE6 ; 230 7c: fb e0
in „Fehler bei einfacher Integer-Division?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
disas.txt
16 89 ldd r17, Z+22 ; 0x16 bea: 16 17 cp r17, r22 bec: 51 f4 brne .+20 ; 0xc02 bee: 46 95 lsr r20 bf0: 21 e0 ldi r18, 0x01 ; 1 bf2: 30 e0 ldi r19, 0x00 ; 0 bf4: e6 2f mov r30, r22 bf6: ee 0f add r30, r30 bf8: e6 0f add r30, r22 bfa: ff 27 eor r31, r31 bfc: e0 50 subi r30, 0x00 ; 0 bfe: f6 4e sbci r31
in „Audio Spektrum Analyzer mit ATtiny85“ · Projekte & Code ·
-
PDF
PSPICE_MITSCHRIFT_ALLES_SS20908.pdf
Seite - 38 - Beispiel : uebung3a VCE Q1 Q2222_UEBUNG3A IB 1u 0 .MODEL Q2222_Uebung3A NPN(IS=100E-18 BF=100 NF=1 BR=1 NR=1) Feste Verstärkung von : BF=100 120 100 80 60 40 20 100uA 300uA 1.0mA 3.0mA 10mA 30mA 100mA 300mA 1.0A IC(Q1)/IB(Q1) IC(Q1) Uebung3b ...Edit Model... .model Q2N2222 NPN(Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=255.9 Ne=1.307 + Ise=14.34f Ikf=.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 + Cjc=7.306p Mjc=.3416 Vjc=.75 Fc=.5 Cje=22.01p Mje=.377 Vje=.75 + Tr=46.91n Tf=411.1p Itf=.6 Vtf=1.7 Xtf=3 Rb=10) 200 180
in „Pspice Simulation“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Acer_Aspire_5742G_Compal_LA-5893P_Rev0.1_Schematic.pdf
,R475 2009/2/4 issue NO STUFF -> R480 , R481 , R476 #414044 DG R125 IC,AUB_CFD_rPGA,R1P0 Update Rev1.11 750_0402_1% CONN@ GMCH Only STUFF -> R481,R476 2 NO STUFF -> R488, R475 , R480 +1.05VS_VTT R127 2 1 49.9_0402_1% H_CATERR# R88 2 1 68
in „Laptop Akkus ausbauen und mit Netzteil betreiben“ · PC Hard- und Software ·
-
PDF
Intersil_HIP4081A_.pdf
VDD (PIN 16) DBS DIS 3 15 VCC OUT 5 DRIVER +12VDC TURN-ON ALO 13 BIAS IN+ 6 + DELAY C SUPPLY - ALS BF IN_ 7 14 HDEL 8 LDEL 9 V 4 SS 2 HIP4080A Typical Application (Hysteresis Mode Switching) 80V 1 BHB BHO 20 12V 2 HEN 19 BHS DIS 3 DIS BLO 18 LOAD 8 4 VSS 4 BLS 17 I 5 OUT / VDD 16 A 6V 6 IN+ 8 VCC 15
in „Umrichter für E-Kart Anwendung 60V / 120A“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
life.lst
233 00183$: 00BC FAr8Er01 [10] 234 jp M,00116$ 235 ;life.c:88: for(x = xpos-1;x <= (xpos+1);x++) { 00BF DD 7E F6 [19] 236 ld a,-10 (ix) 00C2 DD 77 F5 [19] 237 ld -11 (ix),a 00C5 DD 7E F4 [19] 238 ld a,-12 (ix) 00C8 07 [ 4] 239 rlca 00C9 E6 01 [ 7] 240 and a,#0x01 00CB DD 77 FE [19] 241 ld -2 (ix),a 00CE
in „Conways Game of Live zu langsam auf Z80“ · Softwareentwicklung ·
-
PDF
AN955.pdf
at: EQUATION B-2: V = m × sinθ www.microchip.com. Rf V Yf= m × sin(θ + 2π/3) V = m × sin(θ + 4π/3) Bf Substituting Equation B-2 into Equation B-1, we get: EQUATION B-3: V RO =V DC (m × sinθ) 2 V DC V YO = 2 (m × sin(θ + 2π/3)) V DC V BO = (m × sin(θ + 4π/3)) 2 The resultant line-to-line output voltage
in „Raumzeigermodulation, PWM“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
nightsky_arx15.pdf
AT32 VDD VDD AV36 R17 VDD VDD W40 BD48 VDD VDD BE52 AT33 VDD VDD AV37 R18 VDD VDD Y13 BD49 VDD VDD BF42 AT34 VDD VDD AV38 R19 VDD VDD Y40 BD50 VDD VDD BF44 AT35 VDD VDD AV39 R20 VDD BD51 VDD VDD BF45 AT36 VDD VDD AV40 R21 VDD BE41 VDD VDD BF47 AT37 VDD VDD AV42 R22 VDD BE42 VDD VDD BF49 AT38 VDD VDD
in „SMD TGAJ TVS Diode USB“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MPASM__MPLINK__MPLIB_User_s_Guide.pdf
for d. TABLE A-2: 12-BIT BIT-ORIENTED FILE REGISTER OPERATIONS Hex Mnemonic Description Function 4bf BCF f,b Bit clear f 0 → f(b) 5bf BSF f,b Bit set f 1 → f(b) 6bf BTFSC f,b Bit test, skip if clear skip if f(b) = 0 7bf BTFSS f,b Bit test, skip if set skip if f(b) = 1 © 2009 Microchip Technology Inc
in „Anfängerfrage zu Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
cobold_eprom_hexdump.txt
FB 05 FB 85 F0E0: FB 95 E1 4C BC F0 D0 09 E8 E0 0A 90 CC A2 01 D0 F0F0: C8 C9 13 D0 09 CA E0 01 10 BF A2 09 D0 BB 60 85 F100: FE A0 08 A9 C8 46 FE B0 14 A9 60 2C D5 EF 10 FB F110: 8D F4 EF AD 82 EF 49 20 8D 82 EF A9 60 2C D5 EF F120: 10 FB 8D F4 EF AD 82 EF 49 20 8D 82 EF 88 D0 D3 F130: 60 18 65 EC 85
-
PDF
TLE2426.PDF
86 DC 0 RFB 5 2 1K RIN1 3 1 220K RIN2 1 4 220K .MODEL DX D(IS=800.OE–18) .ENDSL QX PNP(IS=800.OE–18BF=480) POST OFFICE BOX 6DALLAS, TEXAS 75265 17 TLE2426, TLE2426Y THE “RAIL SPLITTER” PRECISION VIRTUAL GROUND SLOS098D – AUGUST 1991 – REVISED MAY 1998 MECHANICAL INFORMATION D (R-PDSO-G**) PLASTIC SMALL-OUTLINE
in „Symmetrische Spannungsversorgung für OPV“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
main.lst
Function int_sti_timer_a 478 ; --------------------------------- 0151 479 _int_sti_timer_a_start:: 0151 480 _int_sti_timer_a: 481 ;interrupts.c:44: __endasm ; 0151 F5 [11] 482 push af 0152 C5 [11] 483 push bc 0153 D5 [11] 484 push de 0154 E5 [11] 485 push hl 0155 FD E5 [15] 486 push iy 487 ;interrupts.c:46
in „Mehrdimensionale char-arrays“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Bi8921.pdf
of thumbnail data will be bracketed with a two byte sequence of 0xFF-0xBE at the start, and 0xFF-0xBF at the end. The number of bytes of thumbnail data will always be a multiple of 4. So, if 0xFF-0xBE is detected, four bytes of thumbnail should be read. If the next two bytes are 0xFF-0xBF, the thumbnail
in „pollin kamera au-85“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CY7C68016A.pdf
more efficient SFR addressing, the FX2LP I/O An on-chip PLL multiplies the 24-MHz oscillator up to 480 MHz, as required by the transceiver/PHY, and internal ports are not addressable in external RAM space (using the counters divide it down for use as the 8051 clock. The default MOVX instruction). 8051
in „CY7C68013A-56pins“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
1_AMD_BKDG_Family__15h_Mod_00h-0Fh_BKDG.pdf
DramBaseAddr], Populated [DramBase, DramLimit] Range veDestNode] D18F1x124[DramLimitAddr] 0 256 MB 0 MB, 480 MB, 0 0 MB, 480 MB - 1 512 MB - 1 512 MB - 1 1 256 MB 0 MB, 480 MB, 1 0 MB, 480 MB - 1 512 MB - 1 512 MB - 1 2.10.9 On-Line Spare On-line spare is a RAS mechanism that allows the system to reserve one
-
Datei
Devices.txt
054X133 3 C-EU025-050X050 3 CAP-5 3 C7.5/3 3 C2.5/6 3 BZX90 3 BZD23 3 BSS97 3 BSS84 3 BLITZ_250WS 3 BF245 3 BD243 3 BC556 3 BC327_SMD 3 BC327-25 3 BAT19 3 BAS40-04 3 BAS15 3 ATMEGA644A 3 AT90S8515P 3 AT90S4433P 3 AT8C51SND1A-PLCC84 3 AD1857 3 AB9V 3 9450-1 3 93LC46SM 3 90G-2 3 87758-1016 3 78L05Z 3 74HCT373N
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
Datei
dump.txt
2B D5 53 D4 FC 02 3C 96 E5 D4 54 FC 44 02 c:3BE0 F5 D4 02 3C 96 E5 DB 64 08 70 69 90 00 06 E0 F5 c:3BF0 2C C2 03 90 00 00 E0 54 60 60 04 D2 03 80 57 90 c:3C00 00 01 E0 F5 6F E5 6F 24 FB 60 30 24 FD 60 2E 14 c:3C10 60 36 24 03 70 3A 90 00 03 E0 24 FE 60 0E 04 70 c:3C20 16 75 71 3E 75 72 76 75 09 12 80
in „uC für 0,20€ CH552 / CH554 von WCH Billig Micro mit USB Funktion, Chip vorstellung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
s_p305_intel_mm_pro_p300.pdf
light blue, light green, light cyan, light red, light magenta, yellow, and intensified white using 640*480 video resolution. 26 Satellite P300 and Satellite Pro P300 Tests and Diagnostics Manual Test Program for Field. 640*480 GRAPHICS DISPLAY : [12 ] BLACK DARK GRAY BLUE LIGHT BLUE GREEN LIGHT GREEN CYAN
in „LCD-Inverter kaputt - wer kann helfen?“ · PC Hard- und Software ·
-
PDF
ArmAssemblerTutorial.pdf
of section .text: 80000ec 0f481049 104a03e0 52f8043b 40f8043b .H.I.J..R..;@..; 80000fc 8842f9d3 0d480e49 4ff00002 01e040f8 .B...H.IO.....@. 800010c 042b8842 fbd300f0 47f800f0 4bf84ff4 .+.B....G...K.O. 800011c 80710848 01600848 00f058f8 30bffde7 .q.H.`.H..X.0... 800012c 00040020 04040020 f0010008 04040020
in „ARM-Assembler-Tutorial“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TPN15.1E_LA.pdf
Wiring Board FT6300/60 LTA400HW02-G01 SZ 010 Axxxx sub category, sequential coding number FT4100/60 TPT480H2-HWU23.K S48P0A 007 Nnn Version code FT4100/60 TPT480LS-HN08.S SG01A 016 N Development number FH4100/88 TPT480H2-HWU23.K S48P0A 007 nn Production number MMM Mounting variation code FH4100/88 TPT480LS-HN08
in „Philips 6300 TV Bildfehler "fading"“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
DELL_VOSTRO_3300__WIstron_Winery13_MB_DIS_.pdf
BA20 DMI2RXP D [8] DMI_CTX_PRXP3 BG20 DMI3RXP FDI_RXP0 BB18 FDI_TXP0 FDI_TXP0 [8] PM_BATLOW#_R 1 2 BF17 FDI_TXP1 FDI_TXP1 [8] R2201 10KR2J-3-GP [8] DMI_PTX_CRXN0 BE22 FDI_RXP1 BC16 FDI_TXP2 FDI_TXP2 [8] PCIE_WAKE# 1 2 [8] DMI_PTX_CRXN1 BF21 DMI0TXN FDI_RXP2 BG16 FDI_TXP3 FDI_TXP3 [8] R2202 1KR2J-1-GP
in „Bios programmieren mit Dual Bios Main.Bin und EC.Bin ?“ · Softwareentwicklung ·
-
Datei
nibble_data.vhd
v1_o(57)(19 downto 16)); when x"1BE" => data <=std_Logic_vector( v1_o(57)(23 downto 20)); when x"1BF" => data <=std_Logic_vector( v1_o(57)(11 downto 8)); when x"1C0" => data <=std_Logic_vector( v1_o(57)(15 downto 12)); when x"1C1" => data <=std_Logic_vector( v1_o(57)(3 downto 0)); when x"1C2" => data
-
Datei
Noname.map.txt
Application/User/mc_tasks.o 0x0000000008000a1c MCboot .text.FOC_InitAdditionalMethods 0x0000000008000bf0 0x2 Application/User/mc_tasks.o 0x0000000008000bf0 FOC_InitAdditionalMethods *fill* 0x0000000008000bf2 0x2 .text.FOC_CalcCurrRef 0x0000000008000bf4 0x2c Application/User/mc_tasks.o 0x0000000008000bf4
in „Problem mit STM32F103 und RAM-Größe“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
___MPASM_USER_S_GUIDE_with_MPLINK_and_MPLIB.pdf
0400100000000000EC :100032000000280040006800A800E800C80028016D :100042006801A9018901EA01280208026A02BF02C5 :10005200E002E80228036803BF03E803C8030804B8 :1000620008040804030443050306E807E807FF0839 :06007200FF08FF08190A57 :00000001FF 8-Bit Split Format (.HXL/.HXH) The split 8-bit file format produces two
in „Anfängerfrage zu Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
6291174.pdf
5 15 5 5 0 ~ 15 11 G-Y/R 8 8 8 8 0 ~ 15 12 G-Y/B 10 4 10 10 0 ~ 15 13 MAT_OUT 0 0 0 1 0 ~ 3 15kHz 480i, 575i 480p, 575p 1080i, 1035i, 720p 14 SYSTEM 0 1 2 0 ~ 3 15 V_TC 3 3 3 0 ~ 3 16 H_WIDTH 3 2 0 0 ~ 3 17 HS_MASK 0 1 1 0 ~ 1 Video, S-Video 480i, 575i 480p, 575p 1080i, 1035i, 720p 18 CTI_LEVEL 2 2 2 2 0 ~ 3 15kHz 480i, 575i 480p, 575p 1080i, 1035i, 720p 19 SUB_SHP 3 3 3 0 ~ 3 20 SHP_FO 0 2 3 0 ~ 3 21 PRE_OVER 2 2 3 0 ~ 3 22 LTI_LEVEL 0 1 1 0 ~ 3 23 D_PIC 0 0 0 0 ~ 3 24 HUE 31 0 ~ 63 Only adjustable for PAL,SECAM
in „Sanyo LCD Beamer PLC- XU30 defekt“ · Analoge Elektronik und Schaltungstechnik ·