-
PDF
MC9S08DZ60_Data_Sheet.pdf
Two SCIs supporting LIN 2.0 Protocol and 8-byte single-page or 4-byte dual-page erase sector; SAE J2602 protocols; Full duplex non-return to zero Program and Erase while executing FLASH; Erase abort • Up to 4K random-access memory (RAM) (NRZ); Master extended break generation; Slave extended break
in „Bei AD-wandlung Bitsverlust“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATM16_doc2466.pdf
2466P–AVR–08/07 Figure 15. Reset Logic DATA BUS MCU Control and Status Register (MCUCSR) R RR R R P BX D J Reset Circuit E W BODEN Brown-out BODLEVEL Reset Circuit T S Pull-up Resistor R SPIKE Reset Circuit A FILTER N T E I JTAG Reset Watchdog E Register Timer R T U Watchdog O Oscillator C Clock CK Delay
in „ISP - Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
The-ESP8266-Book-August-2015.pdf
memory. mkespfimage [-c compressor] [-l compression_level] • -c ◦ 0 – None ◦ 1 – Heatshrink • -l Page 211 ◦ ESPHTTPD breakdown The ESPHTTPD library provides an implementation of an HTTP server running on an ESP8266. In order to use this, we may wish to understand it better. httpdInit void httpdInit(HttpdBuiltInUrl
in „ESP8266 Freies eBook August 2015 'Kolban'“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S32K-RM.pdf
support 1 Mbps Low Power UART (LPUART) Supports LIN protocol versions 1.3, 2.0, 2.1, 2.2A, and SAE J2602 Standard features Configurable from 4x to 32x oversampling LIN slave operation support 32-bit data width All LPUARTs support DMA and 4-word FIFO SAI Not available Supports full duplex serial Not
-
Datei
report_all.txt
| SSTL2_I | | 2.50 | PAD212 | H3 | None L | fpga_0_DDR_SDRAM_DDR_Addr | O | SSTL2_I | | 2.50 | PAD211 | H2 | None L | fpga_0_DDR_SDRAM_DDR_Addr | O | SSTL2_I | | 2.50 | PAD210 | H1 | None L | fpga_0_DDR_SDRAM_DDR_Clk_ | O | DIFF_SSTL2_I | | 2.50 | PAD208 | J5 | None L | fpga_0_DDR_SDRAM_DDR_Clk_ | O | DIFF_SSTL2_I | | 2.50 | PAD207 | J4 | None L | fpga_0_DDR_SDRAM_DDR_DM_p | O | SSTL2_I | | 2.50 | PAD206 | J1 | None L | fpga_0_DDR_SDRAM_DDR_DM_p | O | SSTL2_I | | 2.50 | PAD205 | J2 | None L | fpga_0_DDR_SDRAM_DDR_CE_p | O | SSTL2_I
in „Place and Route partially locked IO bus“ · FPGA, VHDL & Co. ·
-
PDF
ATtiny841_Datasheet.pdf
x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx program the Fuse bit. SDI 0_0100_0000_00 0_0000_000J_00 0_0000_0000_00 0_0000_0000_00 Wait after Instr. 4 until SDO Write Fuse SII 0_0100_1100_00 0_0010_1100_00 0_0110_0110_00 0_0110_1110_00 goes high. Write J = “0” to Extended Bits SDO x_xxxx_xxxx_xx
in „TOCPMSA1 und TOCPMCOE Verhalten beim Attiny 841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny441_841.pdf
x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx program the Fuse bit. SDI 0_0100_0000_00 0_0000_000J_00 0_0000_0000_00 0_0000_0000_00 Wait after Instr. 4 until SDO Write Fuse SII 0_0100_1100_00 0_0010_1100_00 0_0110_0110_00 0_0110_1110_00 goes high. Write J = “0” to Extended Bits SDO x_xxxx_xxxx_xx
in „Suche nach ATtiny mit ADC und Gain > 20x“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx program the Fuse bit. SDI 0_0100_0000_00 0_0000_000J_00 0_0000_0000_00 0_0000_0000_00 Wait after Instr. 4 until SDO Write Fuse SII 0_0100_1100_00 0_0010_1100_00 0_0110_0110_00 0_0110_1110_00 goes high. Write J = “0” to Extended Bits SDO x_xxxx_xxxx_xx
in „sleep und Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx x_xxxx_xxxx_xx program the Fuse bit. SDI 0_0100_0000_00 0_0000_000J_00 0_0000_0000_00 0_0000_0000_00 Wait after Instr. 4 until SDO Write Fuse SII 0_0100_1100_00 0_0010_1100_00 0_0110_0110_00 0_0110_1110_00 goes high. Write J = “0” to Extended Bits SDO x_xxxx_xxxx_xx
in „Takt-Vorskalierungsregister beim Attiny841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10398_-_LPC11xx_UserManual.pdf
in this document is subject© NXP B.V. 2011. All rights reserved. User manual Rev. 4 — 4 March 2011 211 of 414 NXP Semiconductors UM10398 Chapter 13: LPC111x/LPC11Cxx C_CAN controller Table 191. CAN message interface command mask registers (CANIF1_CMDMSK, address 0x4005 0024 and CANIF2_CMDMSK, address
in „Cortex-M UART im Polling-Betrieb“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Reference_Manual.pdf
. . 210 5.3.10 Auto-wakeup from low-power mode . . . . . . . . . . . . . . . . . . . . . . . . . . 211 5.4 PWR registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212 5.4.1 Power control register 1 (PWR_CR1) . . . . . . . . . . . . . . . . . . . . . . . .
in „STM32G474RE UART“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
AVCC. AVCC must not differ more than ±0.3V from V CC . See the paragraph “ADC Noise Canceler” on page 211 on how to connect this pin. Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage refer- ence may be externally decoupled at the AREF pin by a capacitor for better
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
AVCC. AVCC must not differ more than ±0.3V from V CC . See the paragraph “ADC Noise Canceler” on page 211 on how to connect this pin. Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The voltage refer- ence may be externally decoupled at the AREF pin by a capacitor for better
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mega32.pdf
ATmega32(L) Figure 15. Reset Logic DATA BUS MCU Control and Status Register (MCUCSR) R R R R R P B X D J Reset Circuit E W BODEN Brown-out BODLEVEL Reset Circuit E Pull-up Resistor E SPIKE L FILTER Reset Circuit N E T N S I JTAG Reset Watchdog R Register Timer E N U Watchdog C Oscillator Clock CK Delay
in „AVR Timer/Counter Zeit berechnen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
G e EUART/ a S G Device Pins MHz Memory Capture/ m h E a SPI/ 10-bit a / A r C V T 2 A/D (ch) p P J (KB) Compare o A I C™ o P P M C D PIC32MX320F032H 64 40 32/8 5/5/5 0 Yes No 2/2/2 16 2 Yes Yes PIC32MX320F064H 64 80 64/16 5/5/5 0 Yes No 2/2/2 16 2 Yes Yes PIC32MX320F128H 64 80 128/16 5/5/5 0 Yes No
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
slau144i.pdf
energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio
in „Anfängerprogramm TimerA MSP430“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
_ATmega32.pdf
ATmega32(L) Figure 15. Reset Logic DATA BUS MCU Control and Status Register (MCUCSR) F F F F F O O T D J Power-on P B E W Reset Circuit BODEN Brown-out BODLEVEL Reset Circuit E Pull-up Resistor E R FILTER Reset Circuit A R T T S I JTAG Reset Watchdog R Register Timer R T U Watchdog C Oscillator Clock CK
in „Anschwingvorgang µC & Quarz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TC1797_UM_v1.1.pdf
20-209 [1] 20.6.5.9 NORMAL_ACTIVE State . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20-211 [1] 20.6.5.10 NORMAL_PASSIVE State . . . . . . . . . . . . . . . . . . . . . . . . . . . 20-211 [1] 20.6.5.11 HALT State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
in „TC1797 - keine Datenblätter?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GIMP_Handbuch_de.pdf
Informationen hierzu finden Sie im Ab- schnitt 2.3.5 auf Seite 38. 8.2.7.1. Dialogaufruf Der Dialog J”urnal“ kann mit anderen Dialogen gruppiert werden. Weitere Informationen dazu finden Sie im Abschnitt 2.1.3 auf Seite 23. Sie konnen den Dialog auf verschiedene Arten sichtbar machen: • IndemSiedasKommandoDatei
in „Wie zwei Bilder wie Folien übereinanderlegen ?“ · PC Hard- und Software ·
-
PDF
PIC18Fxx2.pdf
.................................................................................................. 211 21.0 Development Support............................................................................................................................................................... 253 22.0 Electrical
in „AD1 und AD2 Multiplexen (PIC18F452)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mikrocontroller-PIC18F2420.pdf
Addressable USART module: • Run mode Currents Down to 11 μA Typical - Supports RS-485, RS-232 and LIN/J2602 • Idle mode Currents Down to 2.5 μA Typical - RS-232 operation using internal oscillator • Sleep mode Current Down to 100 nA Typical block (no external crystal required) • Timer1 Oscillator: 900
in „Spannungseinbruch beim Sampeln des Signals“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmel-8393-mcu_wireless-atmega256rfr2-atmega128rfr2-atmega64rfr2_datasheet.pdf
the BODLEVEL Fuses, it will be disabled in Deep-sleep mode. Refer to "Brown-out Detection" on page 211 for details on how to configure the Brown-out Detector. It is recommended to enable the Brown-out Detector. 12.4.4 Internal Voltage Reference The Internal Voltage Reference will be enabled when needed
in „AVR-Verlustleistung maximieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90PWM2_2B_3_3B__2_.pdf
are not accessible. The EUSART supports more serial frame formats than the standard USART interface: 211 4317I–AVR–01/08 Clock Generator UBRR[H:L] CLKio BAUD RATE GENERATOR SYNC LOGIC PIN XCK CONTROL Transmitter EUDR UDR TX (Transmit) (Transmit) MANCHESTER CONTROL GENERATOR ENCODER U PIN B TRANSMIT SHIFT
in „Interrupt bem Flankenwechsel beim AVR“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at90pwm3.pdf
are not accessible. The EUSART supports more serial frame formats than the standard USART interface: 211 4317I–AVR–01/08 Clock Generator UBRR[H:L] CLKio BAUD RATE GENERATOR SYNC LOGIC PIN XCK CONTROL Transmitter EUDR UDR TX (Transmit) (Transmit) MANCHESTER CONTROL GENERATOR ENCODER U PIN B TRANSMIT SHIFT
in „Schrittmotorsteuerung mir 90atPWM3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega32.pdf
ATmega32(L) Figure 15. Reset Logic DATA BUS MCU Control and Status Register (MCUCSR) R RR R R O OX D J Power-on P BE W Reset Circuit BODEN Brown-out BODLEVEL Reset Circuit E Pull-up Resistor E L FILTER Reset Circuit A R T T S I JTAG Reset Watchdog R Register Timer R T U Watchdog C Oscillator Clock CK
in „STK500 als ISP“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
the code below assumes that several definitions have been made for example by using include-files. 211 2467R–AVR–06/08 Assembly Code Example C Example Comments 1 ldi r16, TWCR = (1<<TWINT)|(1<<TWSTA)| (1<<TWINT)|(1<<TWSTA)| (1<<TWEN) Send START condition (1<<TWEN) out TWCR, r16 2 wait1: while (!(TWCR
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc8209.pdf
be received (clamped to 8 Max). In UART mode this field is unused. ATmega16M1/32M1/64M1 [DATASHEET] 211 8209E–AVR–11/2012 20.6.8 LINIDR – LIN Identifier Register Bit 7 6 5 4 3 2 1 0 LP1 LP0 LID5 / LDL1 LID4 / LDL0 LID3 LID2 LID1 LID0 LINIDR Read/write R R R/W R/W R/W R/W R/W R/W Initial value 0 0 0 0
-
PDF
AtMega644P_Datasheet.pdf
9-1. Reset Logic DATA BUS MCU Status Register (MCUSR) F F F F F R R RTRDRT Power-on Reset P B X W J Circuit E Brown-out BODLEVEL [2..0] Reset Circuit Pull-up Resistor SPIKE FILTER JTAG Reset Register Watchdog Oscillator Clock CK Delay Counters Generator TIMEOUT CKSEL[3:0] SUT[1:0] 9.2.1 Power-on Reset
in „Alkoholmessgerät programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MASM61PROGUIDE.pdf
Alan R. DOS Assembly Language Programming. San Francisco: SYBEX, 1988. Out of print. Scanlon, Leo J. 80286 Assembly Language Programming on MS-DOS Computers. New York: Brady Communications, 1986. Out of print. Turley, James L. Advanced 80386 Programming Techniques. Berkeley, CA: Osborne McGraw-Hill
in „SumArray Proc Uses SI, Was heisst bitte das Uses bei MASM?“ · Softwareentwicklung ·
-
PDF
atmega644.pdf
9-1. Reset Logic DATA BUS MCU Status Register (MCUSR) F F F F F R R RTRDRT Power-on Reset P B X W J Circuit E Brown-out BODLEVEL [2..0] Reset Circuit Pull-up Resistor SPIKE FILTER JTAG Reset Register Watchdog Oscillator Clock CK Delay Counters Generator TIMEOUT CKSEL[3:0] SUT[1:0] 9.2.1 Power-on Reset
in „SPI-Kommunikation Atmega644 - ADS1118“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
avrdude_out.txt
Programmer : atmelice avrdude: jtag3_open() avrdude: usbdev_open(): Found Atmel-ICE CMSIS-DAP, serno: J41800027200 avrdude: usbdev_open(): WARNING: failed to set configuration 1: Device or resource busy avrdude: Found CMSIS-DAP compliant device, using EDBG protocol avrdude: jtag3_getsync() avrdude: jtag3
in „avrdude braucht lange zum Beenden (Linux)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
objdump.txt
strd r0, r1, [r3, #8] } } break; 80011be: e069 b.n 8001294 <gc_execute_line+0x7b4> case 'I': case 'J': case 'K': offset[letter-'I'] = unit_converted_value; break; 80011c0: f897 3046 ldrb.w r3, [r7, #70] ; 0x46 80011c4: f1a3 0349 sub.w r3, r3, #73 ; 0x49 80011c8: ea4f 03c3 mov.w r3, r3, lsl #3 80011cc
in „STM32F4 HardFault Interrupt bei stdlib Funktionen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MSP430FR59xx.pdf
energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio
in „Probleme mit Konfiguration der SPI-Schnittstelle am MSP430“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MSP430FR59xx.pdf
energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio
in „Schaltung für Vibrationsmessung mit Piezo“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Atmel-8209-8-bit_AVR_ATmega16M1-32M1-64M1_Datasheet_1_.pdf
for an update Cycle Cycle Cycle Cycle PSC with set i with set iwith set iwith set i Cycle with set j End of cycle The software can stop the cycle before the end to update the values and restart a new PSC cycle. 18.6.1. Value update synchronization New timing values or PSC output configuration can be
in „Externer Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
USB_Type-C_Spec_R2.1_-_May_2021.pdf
or IXTi_USB = 𝑑𝐵( √ 𝑚𝑎𝑥 ) ∫0 𝑉𝑖𝑛 𝑓 )|2𝑑𝑓 where the victims i = 1 to 8 and the aggressors j are defined in Figure 3-45. Figure 3-45 Definition of Port, Victim, and Aggressor The total crosstalk for the DP Alternate Mode and USB4 operation shall be controlled. Its normative limit is defined
in „USB-C Dual-Role-Device DRD mit integriertem OTG FS PHY“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08DZ60.pdf
Two SCIs supporting LIN 2.0 Protocol and 8-byte single-page or 4-byte dual-page erase sector; SAE J2602 protocols; Full duplex non-return to zero Program and Erase while executing Flash; Erase abort (NRZ); Master extended break generation; Slave • Up to 4K random-access memory (RAM) extended break
in „Delay Funktion für Freescale“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega_48_88_168.pdf
the code below assumes that several definitions have been made, for example by using include-files. 211 2545B–AVR–01/04 Assembly Code Example C Example Comments ldi r16, (1<<TWINT)|(1<<TWSTA)| TWCR = (1<<TWINT)|(1<<TWSTA)| 1 Send START condition (1<<TWEN) (1<<TWEN) out TWCR, r16 2 wait1: while (!(TWCR
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
Figure 7-1. Reset Logic DATA BUS MCU Status Register (MCUSR) F F F F F O O T D T Power-on Reset P B E W J Circuit Brown-out BODLEVEL [2..0] Reset Circuit Pull-up Resistor Spike Filter JTAG Reset Register Watchdog Oscillator Clock CK Delay Counters TIMEOUT Generator CKSEL[3:0] SUT[1:0] Table 7-1. Reset Characteristics
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega164_324_644_1284pa.pdf
11-1. Reset Logic DATA BUS MCU Status Register (MCUSR) F F F F F O O T D RT Power-on Reset P B E W J Circuit BODLEVEL [2..0] Brown-out Reset Circuit Pull-up Resistor SPIKE FILTER JTAG Reset Register Watchdog Oscillator Clock CK Delay Counters Generator TIMEOUT CKSEL[3:0] SUT[1:0] 11.1.2 Power-on Reset
in „Hilfe bei AD-Wandler!“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MEGA48V_88V_168V.pdf
transmitting different data. All addresses of the format 1111 xxx should be reserved for future purposes. 211 2545T–AVR–05/11 ATmega48/88/168 Figure 22-4. Address packet format. Addr MSB Addr LSB R/W ACK SDA SCL 1 2 7 8 9 START 22.3.4 Data packet format All data packets transmitted on the TWI bus are nine bits
in „analog comparator interrupt probleme mit atmegas“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmegaXX4.pdf
10-1. Reset Logic DATA BUS MCU Status Register (MCUSR) F F F F F O O T D RT Power-on Reset P B E W J Circuit BODLEVEL [2..0] Brown-out Reset Circuit Pull-up Resistor SPIKE FILTER JTAG Reset Register Watchdog Oscillator Clock CK Delay Counters Generator TIMEOUT CKSEL[3:0] SUT[1:0] 10.0.3 Power-on Reset
in „Atmega644PA Timer3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega48PA-ATmega88PA-ATmega168PA_Datasheet.pdf
ICIE1 bit in the timer interrupt mask register (TIMSK1) must be set. ATmega48PA/88PA/168PA [DATASHEET] 211 9223F–AVR–04/14 • Bits 1, 0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select These bits determine which comparator events that trigger the analog comparator interrupt. The different settings
in „Probleme mit Int Capt ISR ATmega48PA“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
STC15-English.pdf
Clock Output and Demo Program(C andASM)................................................................211 2.1.3.3 Timer 0 Programmable Clock Output and Demo Program(C andASM)......................................214 2.1.3.4 Timer 1 Programmable Clock Output and Demo Program(C andASM)....................
in „Testbericht Elektronische Last“ · Analoge Elektronik und Schaltungstechnik ·