-
PDF
discoveryf4.pdf
Better code efficiency Faster time to market Elimination of scaling and saturation Easier support for meta-language tools ● Designed for high performance and ultra fast data transfers; ART Accelerator, 32-bit, 7- layer AHB bus matrix with 7 masters and 8 slaves including 2 blocks of SRAM, Multi DMA controllers
in „Hilfe bei Programmierung STM32F407VG bei TIM1“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
kessel_init.htm
<html><head> <meta HTTP-EQUIV="Content-Type" CONTENT="text/html; CHARSET=UTF-8"> <meta name="DESCRIPTION" CONTENT="HHD Software Serial Monitor HTML file"> <meta name="GENERATOR" CONTENT="HHD Software Serial Monitor"> <meta name="COPYRIGHT" content="HHD Software"> <meta name="Author" CONTENT="HHD Software Serial Monitor"> <title>HHD Software Serial Monitor HTML Export</title> </head> <body> <!--StartFragment --> <PRE><
in „Fröling Heizungssteuerung auslesen.“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
readme_eclipse.html
xhtml1/DTD/xhtml1-transitional.dtd"> <html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1"/> <title>Eclipse Project Release Notes 3.7</title> </head> <body> <h1>Eclipse Project Release Notes</h1> <p>Release 3.7.0<br/> Last
in „HILFE BEI INSTALLIERN EINES PROGRAMMS“ · PC Hard- und Software ·
-
PDF
fat32_documentation.pdf
MS-DOS APIs that can "find" long directory entries are the FCB-based-find APIs when used with a full meta-character matching pattern (i.e. *.*) and full attribute matching bits (i.e. matching attributes are FFh). On post-Windows 95 versions of MS-DOS/Windows, no MS-DOS API can accidentally "find" a single
in „(mal wieder) IDE mit AVR“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
NTC.html
<!DOCTYPE html> <html> <head><meta charset="utf-8" /> <meta name="viewport" content="width=device-width, initial-scale=1.0"> <title>NTC</title><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.1.10/require.min.js"></script
in „NTC auto kalibrierung - Matheformel“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
dmesg.txt
TAP device driver, 1.6 [ 0.894472] PPP generic driver version 2.4.2 [ 0.894500] VFIO - User Level meta-driver version: 0.3 [ 0.894543] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver [ 0.894553] ehci-pci: EHCI PCI platform driver [ 0.894563] ehci-platform: EHCI generic platform driver [ 0.894572
in „Rechner stürzt gelegentlich ab--> dmesg info“ · PC Hard- und Software ·
-
PDF
Hut1_11.pdf
. 23 Windowing environment key, examples are Microsoft Left Win key, Mac Left Apple key, Sun Left Meta key 24 Windowing environment key, examples are MicrRIGHT WIN key, MacintoshRIGHT APPLEkey, Sun RIGHT META key. 25 Hangul/English toggle key. This usage is used as an input method editor control key
in „USB HID Descriptor (V-USB)“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
beispiel.html
PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd"> <html><head> <meta http-equiv="content-type" content="text/html; charset=UTF-8"> <title>KiCad Library-Verwaltung</title> </head><body> <h1>KiCad Library-Verwaltung</h1> Server-Basisverzeichnis: GEHEIM<br>Library-Basisverzeichnis
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
hut1_12v2.pdf
. 23 Windowing environment key, examples are Microsoft Left Win key, Mac Left Apple key, Sun Left Meta key 24 Windowing environment key, examples are MicrRIGHT WIN key, MacintoshRIGHT APPLE key, Sun RIGHT META key. 25 Hangul/English toggle key. This usage is used as an input method editor control key
in „USB HID Descriptor Spotify-Steuerung STM32“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
XC866_ds_v12.pdf
subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise. 2)An additional errorINJ will flow if an overload current
in „Wie schnell ist der Counter eines 8-Bir µC's“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Java_AVR32_doc32049.pdf
Header Data Method Area Trapped Classes Object Bytecodes Class Variables Attributes Java Methods Meta Data Extension Module Constant Pool Other Trapped Threads Bytecodes Frames Stack PC, SP Local Variables Const. Pool Pointer Scheduler 3 32049A–AVR32–09/06 Figure 1-3 on page 5 shows one example on how
in „Arm(e)s JAVA - Jazelle“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
eforth_328.ino
model */ /* Kernel has 32 primitives */ /* code[] array must be filled with rom.mif produced by cefMETA328 */ /* @, !, C@ and C! access RAM memory */ /******************************************************************************/ #include <avr/pgmspace.h> #define LOGICAL ? 0xFFFF: 0 #define LOWER(x,y
in „eFORTH as Arduino Sketch“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
eforth_328.ino
model */ /* Kernel has 32 primitives */ /* code[] array must be filled with rom.mif produced by cefMETA328 */ /* @, !, C@ and C! access RAM memory */ /******************************************************************************/ #include <avr/pgmspace.h> #define LOGICAL ? 0xFFFF: 0 #define LOWER(x,y
in „eFORTH as Arduino Sketch“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
config-mod-LK511-mt7623n-BPiR2.txt
CONFIG_NET_EMATCH_STACK=32 CONFIG_NET_EMATCH_CMP=m CONFIG_NET_EMATCH_NBYTE=m CONFIG_NET_EMATCH_U32=m CONFIG_NET_EMATCH_META=m CONFIG_NET_EMATCH_TEXT=m CONFIG_NET_EMATCH_CANID=m # CONFIG_NET_EMATCH_IPSET is not set CONFIG_NET_EMATCH_IPT=m CONFIG_NET_CLS_ACT=y CONFIG_NET_ACT_POLICE=m CONFIG_NET_ACT_GACT=m CONFIG_GACT_PROB=
in „Linux Kernel 5.1.1. auf dem BPi-R2“ · PC Hard- und Software ·
-
Datei
Z80DOC.TXT
drive: may be omitted; if both are supplied, the uid: must come first. Note that the [ and ] are meta-symbols only. Some examples are: fred.dat file.c 0:xyz.com 0:a:file1.p a:file2. If the uid: is omitted, the file will be sought with uid equal to the current user number, as returned by getuid(). If
in „Zeta SBC V2 Z80 mit Floppy Disk“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
825_1_.pdf
160Eine solche Unterscheidung unterschiedlicher Rationalitätstypen erinnert an die Differenzierung von „Meta-Präferenzen“ bei Sen (s.o.). Siehe auch Sen 1977 Theorien des Wählerverhaltens im Vergleich: Zum Nutzen ökonomischer Ansätze in der Wahlsoz106ogie Wert an sich zu fördern (reflexiver/ moralischer Handlungsantrieb
in „Fachkräftemangel in Bayern“ · Ausbildung, Studium & Beruf ·
-
PDF
Panasonic_JD_700_800_Series_Service_Manual_1_.pdf
. P A R T NO. PART NAME & DESCRIPTION REMARKS R 6 ERD25TJ471 carbon 470 n 1/4W R 9 ER02 5CKF402 2 Meta1 402kn 1/4W Rl1 ERD25TJ822 Carbon 8.2Kn 1/4W R12 ERD25TJ392 3.9kn 1/4W " R13 ERD25TJ152 " 1.5I<n 1/4W 3.9kn 1/4W R14 ERD25TJ392 /I R15 ERD25TJ152 /I 1.5kn 1/4W R16 ERD25TJ473 47kn 1/4W " R17 ERD25TJ473
in „Heidenhain Monitor BE 212 für TNC 351“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
log.txt
sigc::nil>::slot<(lambda at imp/imp_layer.cpp:15:46)>' requested here core.r->signal_request_save_meta().connect([this] { ^ ./json.hpp:1069:5: note: candidate constructor not viable: cannot convert argument of incomplete type 'result_type' (aka 'void') to 'const nlohmann::basic_json<std::map, std::vector
in „Horizon EDA [War: Neues, halbfertiges Elektronik-CAD-Programm]“ · Projekte & Code ·
-
PDF
Ultraschallotrungssystem_Lego_Mindstorms.pdf
kann dabei eine gute Hilfe sein kann. Dann wird das¨Stuck mit einer Trennscheibe oder einer feine Meta¨lsage herausgeschnitten. Abbildung D.6: Zuschnitt von Platinenmaterial Der auf dem Kupfer aufliegende Fotolack altert relativ schnell und wird bereits ein Jahr nach der Produktion unbrauchbar. Er ist
in „Ortung mittels Ultraschall - Projektvorstellung / Hilfegesuch“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mindstorms.pdf
kann dabei eine gute Hilfe sein kann. Dann wird das¨Stuck mit einer Trennscheibe oder einer feine Meta¨lsage herausgeschnitten. Abbildung D.6: Zuschnitt von Platinenmaterial Der auf dem Kupfer aufliegende Fotolack altert relativ schnell und wird bereits ein Jahr nach der Produktion unbrauchbar. Er ist
in „Suche Transreceiver Ultraschallkapseln mit 80° Detektionswinkel“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Preisliste_2008-09_Stand_Aug08.pdf
GelSlick,GeneticTechnology Grade,GTG,I.D.NA,InCert,IsoGel,Latitude,Long Ranger, Long Ranger Singel, MDE, MetaPhor, NuSieve, PAGEr, polyDuramide, ProSieve, RapidRanger, Reliant, SeaPlaque, SeaPrep. Cepheid Corp.: Smartcycler. Combimatrix Corp.: Combimatrix, CustomArray.CorbettResearchLtd.:CorbettResearch,Rotor-Gene.CyclertestBV
-
Datei
Report_Samsung_X20.htm
<HTML> <HEAD> <META NAME="GENERATOR" CONTENT="EVEREST v2.20.405"> </HEAD> <STYLE> A { text-decoration: none } A:hover { text-decoration: underline } TD { font: 80% verdana, tahoma, ms sans serif, arial; color: #000000;
-
PDF
EWARM_DevelopmentGuide.ENU.pdf
other types of sections, for example sections that contain debugging information or other type of meta information. A section is the smallest linkable unit; but if possible, ILINK can exclude smaller units—section fragments—from the final application. For more information, see Keeping modules, page 97
in „Viele Flags effizient speichern und schreiben/Byte in Bitfeld?“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Steuern_1.html
<!DOCTYPE html> <html lang="en"> <head><meta charset="utf-8"/> <meta content="width=device-width, initial-scale=1.0" name="viewport"/> <title>Steuern_1</title><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.1.10/require.min.js
in „Strompreis an der Ladesäule beim Arbeitgeber“ · Offtopic ·
-
PDF
Atiny2313.pdf
clock input from the XCK pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period
in „Suche tutorial“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
OnlinePotentiometerHandbook-1.pdf
possible to vacuum offer low inductive and distributed capacitive re deposit a very thin layer of metaOll10yon a sub actance. The opcrationallife of carbon clements strate to form a rcsistance clement. Any metal is very good and dcgrndation characteristics arc which can be successfully evaporated or
in „Unterschied zwischen Präsizionstrimmer und Spindeltrimmer“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
A300_ATMEGA8xxx.pdf
clock input from the XCK pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period
in „atMega8-16 Au beschreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMEGA8_DATENBLATT.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega8.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „Mikrocontroller und 15'' TFT LCD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
db_atmega8.pdf
clock input from the XCK pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period
in „ADC-Input und Auswahlverfahren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7707.pdf
clock input from the XCKn pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „AVR (AT90USB162) - Sleep Mode und PCINT“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Clock External clocking is used in synchronous slave modes of operation. To minimize the chance of meta-stability, the external clock input from the XCK pin is sampled by a synchronization register. The output from the synchronization register then passes through an edge detector before it is used by
in „TOCPMSA1 und TOCPMCOE Verhalten beim Attiny 841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny441_841.pdf
Clock External clocking is used in synchronous slave modes of operation. To minimize the chance of meta-stability, the external clock input from the XCK pin is sampled by a synchronization register. The output from the synchronization register then passes through an edge detector before it is used by
in „Suche nach ATtiny mit ADC und Gain > 20x“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Clock External clocking is used in synchronous slave modes of operation. To minimize the chance of meta-stability, the external clock input from the XCK pin is sampled by a synchronization register. The output from the synchronization register then passes through an edge detector before it is used by
in „sleep und Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATtiny841_Datasheet.pdf
Clock External clocking is used in synchronous slave modes of operation. To minimize the chance of meta-stability, the external clock input from the XCK pin is sampled by a synchronization register. The output from the synchronization register then passes through an edge detector before it is used by
in „Takt-Vorskalierungsregister beim Attiny841“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AVR_ATmega_328PB.pdf
clock input from the XCKn pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period
in „ATmega328PB: UART(MC) empfängt falsche Daten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90PWM2_2B_3_3B__2_.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „Interrupt bem Flankenwechsel beim AVR“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
at90pwm3.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „Schrittmotorsteuerung mir 90atPWM3“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega32.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and receiver. This process introduces a two CPU clock period
in „STK500 als ISP“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATM16_doc2466.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and receiver. This process introduces a two CPU clock period
in „ISP - Pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and receiver. This process introduces a two CPU clock period
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ateme16.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and receiver. This process introduces a two CPU clock period
in „Atmega16 und spi bus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mega32.pdf
clock input from the XCK pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and receiver. This process introduces a two CPU clock period
in „AVR Timer/Counter Zeit berechnen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmega2560_2561.pdf
clock input from the XCKn pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period
in „Ethernet Buchse“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
doc7593.pdf
clock input from the XCKn pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „Problem mit dem TC4469“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMega_48_88_168.pdf
clock input from the XCKn pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mega644.pdf
clock input from the XCKn pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- 174 8011O–AVR–07/10 ATmega164P
in „AVR Controller braucht zu viel Strom“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmega128_doc2467.pdf
External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the transmitter and receiver. This process introduces a two CPU clock period
in „ATMEGA128 Timer“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
_ATmega32.pdf
clock input from the XCK pin is sampled by a synchronization register to mini- mize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and receiver. This process introduces a two CPU clock period
in „Anschwingvorgang µC & Quarz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT90CAN128.pdf
clock input from the XCKn pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process intro- duces a two CPU clock period
in „uC + 3 Schieberegister + 7-Segmentanzeige“ · Mikrocontroller und Digitale Elektronik ·