-
PDF
0900766b80060b32.pdf
cable are available as option to the Demonstration System. **) The parallel interface is covered when sold in Europe and may be used for service purposes only M02640.doc /RM Page 4 of 19 HW-Description Rev. 4.0 1997-05-23 2 HW-Description In this chapter the digital hardware of the MIFARE Demonstration
in „[V] Altes RFID Mifare Philips Eval Kit (1998)..“ · Markt ·
-
Thread
VHDL ALU ohne Libraries
10": And, "11": Or process (iALUControl,iSrcA, iSrcB) begin case iALUControl is when "00" => -- A + B addBV(iSrcA, iSrcB, Result); when "01" => -- A - B bzw. (A + (-B)) --subBV(iSrcA, iSrcB, Result); when "10" => -- A AND B Result <= iSrcA and iSrcB; when "11" => -- A OR B Result <= iSrcA or iSrcB; when others => Result <= (others => '0'); end case; end process; Output: process (Result) begin oALUResult
FPGA, VHDL & Co. ·David R. · ·4 Antworten
-
PDF
AVR-P28.pdf
connected to AVR Microcontroller pin 9 (XTAL1) and pin 10 (XTAL2). Page 4 JUMPER DESCRIPTION: J1 When 1-2 are shorted – RTS is connected to terminal pin RTS/DTR. When 2-3 are shorted – DTR is connected to terminal pin RTS/DTR. Default state is 1-2. LED_J When this jumper is open – LED is not connected. When this jumper is closed – LED is connected to pin 28 (PC5/ADC5) of the Microcontroller. Default state is closed. 3.3V When this jumper is open – LM317 output is 5V DC. When this jumper is closed – LM317
in „OLIMEX ATEMGA8 - Debugging-Modus funktioniert nicht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Data_Schottky___HF_Dioden.pdf
of a pin diode for low frequencies (short to medium wave <15 MHz) can be very difficult especially when it has to be used on HF receivers front-ends with good dynamic, in fact the diode itself is the cause of unwanted mixing, in this case is wasted the precious and expensive "high dynamic" for the use
-
Datei
tb_sopeop.vhd
COMPONENT; --Inputs signal CLK : std_logic := '0'; signal DATA_IN : std_logic_vector(7 downto 0) := (others => '0'); signal SCHALTER : std_logic_vector(9 downto 0) := (others => '0'); --Outputs signal SOP : std_logic; signal EOP : std_logic; signal DATA_OUT : std_logic_vector(7 downto 0); signal cnt : unsigned (7 downto 0) := (others => '0'); BEGIN -- Instantiate the Unit Under Test (UUT) uut: sopeop PORT MAP ( CLK => CLK, SOP => SOP, EOP => EOP, DATA_IN => DATA_IN, DATA_OUT => DATA_OUT, SCHALTER => SCHALTER ); CLK <= not CLK after
-
Thread
Internen Oszillator aktivieren
<= '0'; ce <= '0'; error <= '1'; when "0100" => up_down <= '0'; ce <= '1'; error <= '0'; when "0101" => up_down <= '0'; ce <= '0'; error <= '0'; when "0110" => up_down <= '0'; ce <= '0'; error <= '1'; when "0111" => up_down
<= '0'; ce <= '0'; error <= '0'; when others => null; end case; end process; end Behavioral;[/vhdl]
FPGA, VHDL & Co. ·Michael H. · ·25 Antworten
-
Datei
fsm.vhd
11" then next_state <= B1; elsif ain = "10" then next_state <= C1; else next_state <= A1; end if; when B1 => if ain = "00" then next_state <= B11; next_yout <= '1'; elsif ain = "01" then next_state <= A1; elsif ain = "10" then next_state <= C1; else next_state <= B1; end if; when C1 => if ain = "00"
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
Datei
moore.vhd
next_state; end if; end if; end process; output_decode : process(state, yout_int) begin case(state) is when Idle => yout_int <= '0'; when A1 => when B1 => when C1 => when A11 => yout_int <= '0'; when B11 => yout_int <= '1'; when C11 => yout_int <= not yout_int; when others => yout_int <= '0'; end case; end
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
Datei
fsm_3process.vhd
; end if; end process; output_decode : process(state,ain,reset) begin yout <= '0'; case(state) is when S0 => if reset = '0' then if ain = '1' then yout <= '1'; else yout <= '0'; end if; end if; when S1 => yout <= '0'; when S2 => yout <= '0'; when others => yout <= '0'; end case; end process; count <=
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
Datei
fsm_2process.vhd
next_state <= state; count_next <= count_int; yout <= '0'; end if; when S1 => yout <= '0'; if ain = '1' then next_state <= S2; count_next <= count_int + 1; else next_state <= state; count_next <= count_int; end if; when S2 => yout <= '0'; if ain = '1' then next_state <= S0; count_next <= count_int + 1; else next_state <= state; count_next <= count_int; end if; when others => next_state <= S0; count_next <= "0000"; yout <= '0'; end case; end process; end Behavioral;
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
Datei
fsm_1process.vhd
; yout <= '0'; end if; when S1 => yout <= '0'; if ain = '1' then state <= S2; count_int <= count_int + 1; else state <= state; count_int <= count_int; end if; when S2 => yout <= '0'; if ain = '1' then state <= S0; count_int <= count_int + 1; else state <= state; count_int <= count_int; end if; when others => state <= S0; count_int <= "0000"; yout <= '0'; end case; end if; end if; end process; count <= std_logic_vector(count_int); end Behavioral;
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
Datei
SOURCE.vhd
downto 0) ); end SOURCE; architecture Behavioral of SOURCE is signal COUNT : unsigned(9 downto 0):=(others => '0'); signal Schalter_grenze : unsigned(9 downto 0):=(others => '0'); begin Schalter_grenze <= unsigned(SCHALTER(9 downto 0)); -- Hier hab ich es umgewandelt --DATA_OUT <= DATA_IN; Hier hatte ich
-
Datei
vhdl_code_emacs.vhd
downto 0) ); end SOURCE; architecture Behavioral of SOURCE is signal COUNT : unsigned(9 downto 0) := (others => '0'); signal Schalter_grenze : integer range 0 to 1023; begin Schalter_grenze <= to_integer(unsigned(SCHALTER(9 downto 0))); -- Hier hab ich es umgewandelt process (CLK) begin if rising_edge(CLK
-
Datei
SOURCE.vhd
downto 0) ); end SOURCE; architecture Behavioral of SOURCE is signal COUNT : unsigned(9 downto 0):=(others => '0'); signal Schalter_grenze : unsigned(9 downto 0):=(others => '0'); begin Schalter_grenze <= unsigned(SCHALTER(9 downto 0)); -- Hier hab ich es umgewandelt process (CLK) begin if rising_edge(CLK
-
Datei
VHDL_Code_Gustl__3.txt
downto 0) ); end SOURCE; architecture Behavioral of SOURCE is signal COUNT : unsigned(9 downto 0):=(others => '0'); signal Schalter_grenze : integer range 0 to 1023; begin Schalter_grenze <= to_integer(unsigned(SCHALTER( 9 downto 0))); -- Hier hab ich es umgewandelt process (CLK) begin if rising_edge(CLK
-
Datei
VHDL_Code_Gustl__2.txt
downto 0) ); end SOURCE; architecture Behavioral of SOURCE is signal COUNT : unsigned(9 downto 0):=(others => '0'); signal SCHALTER_GRENZE : unsigned(9 downto 0):=(others => '0'); --wie mach ich das SCHALTER_GRENZE den Wert von Schalter Eingang übernimmt ? begin -- Vieleicht so ? SCHALTER_GRENZE <= SCHALTER
-
Datei
VHDL_Code_Gustl.txt
downto 0) ); end SOURCE; architecture Behavioral of SOURCE is signal COUNT : unsigned(9 downto 0):=(others => '0'); signal COUNT_SCHALTER : unsigned(3 downto 0):=(others => '0'); --Schalter Zaehler nur 4 Bit weil mehr braucht ich derzeit ned weil 13 signal SCHALTER_GRENZE : unsigned(3 downto 0):="1101";
-
PDF
Cosel_LEB100F-512.pdf
CISPR22-B EN55022-B VCCI-B REGULATIONS HARMONIC ATTENUATOR Complies with IEC61000-3-2 *9 ( ) ( ) OTHERS CASE SIZE/WEIGHT 75X35 X22mm [2.95 1.X8 8.7X inches] W H D X X0g max with chassis & cover : 690g max COOLING METHOD Convection *1 Specification is changed at option, refer to Instruction Manual 5.
in „Schaltnetzteil Cosel LEB100F-512 Fehlersuche“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
PWM.vhd
BREITE: unsigned(4 downto 0):="01000"; -- das ist der Wert 8. signal count: unsigned (5 downto 0) := (others=>'0'); signal countout: integer range 0 to 31; signal PWM_out : std_logic :='0'; begin -- hier ungetaktete Kombinatorik count <= count+1 when rising_edge(clock) ; countout <= to_integer(count) when count(5)='0' else 31-to_integer(count(4 downto 0)); PWM_out <= '1' when count >= BREITE else '0'; --process begin --wait until rising_edge(clock); -- getaktete Beschreibung hier --end process; -- ungetaktete Kombinatorik darf auch hier stehen end;
-
Datei
PWM.vhd
BREITE : unsigned(4 downto 0):="01000"; -- das ist der Wert 8. signal count : unsigned (5 downto 0):=(others=>'0'); signal countout : integer range 0 to 31; signal PWM_out : std_logic :='0'; begin -- hier ungetaktete Kombinatorik count <= count+1 when rising_edge(clock); countout <= to_integer(count) when count(5)='0' else 31-to_integer(count(4 downto 0)); PWM_0 <= '0' when count(5)= '0' else '1'; --process begin --wait until rising_edge(clock); -- getaktete Beschreibung hier --end process; -- ungetaktete Kombinatorik darf auch hier stehen end;
-
Datei
PWM.vhd
; end PWM; architecture rtl of PWM is -- Signale hierher signal count: unsigned (5 downto 0) := (others=>'0'); signal countout: integer range 0 to 31; signal PWM_out : std_logic :='0'; begin -- hier ungetaktete Kombinatorik count <= count+1 when rising_edge(clock) ; countout <= to_integer(count) when count(5)='0' else 31-to_integer(count(4 downto 0)); PWM_out <= '0' when count(5)= '0' else '1'; --process begin --wait until rising_edge(clock); -- getaktete Beschreibung hier --end process; -- ungetaktete Kombinatorik darf auch hier stehen end;
-
Thread
phase Correct PWM
signal schalter0: unsigned (4 downto 0) := (others=>'0'); signal schalter1: unsigned (9 downto 5) := (others=>'0'); Das sind beides unsigned, kann man so machen, könntest aber auch gleich Integer nehmen. PWM_0 <= '1' when countout >= to_integer
Gustl B. schrieb im Beitrag #6648111: > signal schalter0: unsigned (4 downto 0) := (others=>'0'); > signal schalter1: unsigned (9 downto 5) := (others=>'0'); > > Das sind beides unsigned, kann man so machen, könntest aber auch gleich > Integer nehmen. > > PWM_0 <= '1' when countout
FPGA, VHDL & Co. ·Armin D. · ·53 Antworten
-
Datei
fsm.vhd
<= '0'; count_int <= count_int; end if; when S1 => if ain = '1' then count_int <= count_int + 1; else count_int <= count_int; end if; when S2 => if ain = '1' then count_int <= count_int + 1; else count_int <= count_int; end if; when others =>
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
PDF
Techniques_for_Robust_Touch_Sensing_Design_AN1334.pdf
sample value. If the sampling rate falls on a harmonic of the injected noise, resonance can occur. When this happens, the samples are falling on the peaks or valleys of the injected noise. An example of this behavior can be seen in Figure 4. When sampling at one of these harmonics, the readings may all
in „Wie realisiert man Sensortasten?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Capacitive_Touch_Sensor_Design_Guide_AN2934.pdf
capacitance change indicating touch contact. Figure 1-2. Self-Capacitance Model with Touch Contact When a touch contact is applied, the apparent sensor capacitance is increased by the introduction of a parallel path to earth through the ‘Human Body Model’ (HBM). The touch capacitance C forms t series
in „Wie realisiert man Sensortasten?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
RG12864K-BIW-VBG.pdf
Cracked glass The LCD with extensive crack is not acceptable. 2.5 8.1 Illumination source flickers when lit. 0.65 Backlight 8.2 Spots or scratched that appear when lit must be judged. 2.5 08 elements Using LCD spot, lines and contamination standards. 8.3 Backlight doesn’t light or color wrong. 0.65 9.1
in „LCD U8g2 asm“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
fsm.vhd
S15 => count <= "1111"; if ain = '1' then yout <= '1'; else yout <= '0'; end if; when others => count <= "0000"; end case; end process; next_state_decode : process(state, ain) begin case(state) is when S0 => if ain = '1' then next_state <= S1; else next_state <= state; end if; when S1
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
PDF
ssd1309.pdf
#) I This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I C interface is selected, this pin must be connected to V . SS E (RD#) I This pin is MCU interface input. When 6800 interface mode is
in „Display EA OLED L128-6“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ST7735S.pdf
flag and D[17:0] is parallel data bus. The LCD driver reads the data at the falling edge of E signal when R/WX= ‘1’ and Writes the data at the falling of the E signal when R/WX=’0’. The D/CX is the data/command flag. When D/CX=’1’, D[17:0] bits are display RAM data or command parameters. When D/C= ‘0’,
in „[STM32/HAL] Treiber für ST7735 160 x 80 TFT“ · Projekte & Code ·
-
PDF
lab10.pdf
<= S0; case (state) is when S0 => if (x = '1') then next_state <= S1; end if; when S1 => if (x = '0') then next_state <= S1; end if; when others => next_state <= S0; end case; end process; The state assignments can be of one-hot
in „Probleme bei Vivado Tutorial mit State Machine“ · FPGA, VHDL & Co. ·
-
PDF
APPCHP6.PDF
more positive than theanode thenjunctions J1 and J3 are reverse biased and thedevice voltage blocks. When the anode is more positive than the cathode, When the breakover voltage, V , across a thyristor is BO junctions J1 and J3 are forward biased. As J2 is reverse exceeded, the thyristor turns on. The breakover
in „Motorsteuerung verbessern bei el. Nähmaschine“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
electrolux_ewm2100_599705670_en_washing_machine_sm.pdf
diagnostics or to use the mode “rapid displaying of the alarm”: the complete alarm can be read only when the abnormal situation has terminated. Alarms E51- E52: During the diagnostic test, all the alarms are displayed. Normally, when the programme selector is turned from one test phase to another, the
in „Waschmaschine defekt - Zanker YE1250 - Türschlossrelais?“ · Haus & Smart Home ·
-
PDF
I-BOTT.PDF
Bi–Directional Port bit. A bi–directional port pin is pulled strongly to ground D. Fixed Direction when a zero is written to it, and is either floated (high impedance) or weakly pulled up when written with a A fixed direction port pin is one which cannot be con- one.Whentheportpinisread,itreturnsa1ifthepinisat
in „Design eines hotplugfähigen I2C-Bussystems und Auswahl des Steckverbinders“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stepper_motor_ref_design_an155.pdf
. The display is updated measure similarly. A high impedance should be periodically while moving. When the move is complete obtained when measuring from any phase A wire to any the number will stop at the final position and the phase B wire. terminal will display the message done! and a command prompt
in „Schrittmotorrampe für Konstante Beschleunigung“ · Mikrocontroller und Digitale Elektronik ·
-
Thread
VHDL Maxplus2 Library Compile Error
wenigen Zeilen: [vhdl] signal reg : std_logic_vector (7 downto 0) := x"00"; : : reg <= inp when rising_edge(clk); outp <= x"00" when OE = 0 else reg; [/vhdl]
to_integer(unsigned(A))) <= D; end if; Q(to_integer(unsigned(A))) <= D; else BITS <= (others => '0'); Q <= (others => '0'); if LE_n = '0' then Q(to_integer(unsigned(A))) <= D; end if; end if; end process; end;[/vhdl] Edit: Aber ja, weil es im FPGA keine Latches
FPGA, VHDL & Co. ·Maximilian K. · ·23 Antworten
-
PDF
LM311_APPLICATIONS.PDF
Typical Applications are for the LMC TO-99 package. Do Not Ground Strobe Pin. Output is turned off when current is pulled from Strobe Pin. Figure 1. Offset Balancing Figure 2. Strobing 1 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications
in „Nochmal LC-Meter nach AADE: dessen Oszillator“ · HF, Funk und Felder ·
-
PDF
UNI-T_210E_Modding_Part2.pdf
mode / SELECT slot 4 Another interesting mod is at address 19h. It turns on beeping warning alarm when you hit 60x.x volts on display (default 3C value = 60). I've changed it to 0B which is 11x and now it starts beeping when checking mains voltage .One negative side affect is its starts beeping in 2A
in „UT210E Zangenmultimeter hacken“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
UNI-T_210E_Modding_Part1.pdf
both AC and DC mode, I get 0 when leads are shorted and 0 when the leads aren't connected. Depending on how large values you are getting on those lower uA~ and mA~ ranges, the calibration data could be wrong, or maybe it is so small
in „UT210E Zangenmultimeter hacken“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
ga1.pdf
does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products
-
PDF
CD4528.PDF
16. ANODE 16. SOURCE N‐CH 8 9 DIMENSIONS: MILLIMETERS Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98ASB42566B Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red. DESCRIPTION: SOIC−16 PAGE 1 OF 1 ON Semiconductor
in „Unterschied CD4528 zu CD4538 ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BMP280_2018.pdf
corresponding filter memory will be kept unchanged even though the output registers are set to 0x80000. When the previously skipped measurement is re-enabled, the output will be filtered using the filter memory from the last time when the measurement was not skipped. 3.4 Filter selection In order to select
in „BME680 Berechnung Temperatur Luftfeuchtigkeit Druck Gas Fragen Initialisierung Assembler ASM ATmega8“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BME680.pdf
temperature data depends on the IIR filter (see Section 5.3.2.4) and the oversampling setting: When the IIR filter is enabled, the temperature resolution is 20 bit When the IIR filter is disabled, the temperature resolution is 16 + (osrs_t – 1) bit, e.g. 18 bit when osrs_t is set to ‘3’ 3.3.2 Pressure
in „BME680 Berechnung Temperatur Luftfeuchtigkeit Druck Gas Fragen Initialisierung Assembler ASM ATmega8“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ERM4004-1_Series_Datasheet.pdf
supply the power to all devices that may access the display. Don’t allow the data bus to be driven when the logic supply to the module is turned off. 6.3 Operating Precautions ◆ DO NOT plug or unplug EastRising module when the system is powered up. ◆ Minimize the cable length between EastRising module
in „LCD Display Pin belegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GC9306_DS_V1.01.pdf
mode serial interface: Serves as the second SDA Fix to IOVCC level when not in use. MCU 18-bit parallel bi-directional data bus for MCU system and RGB interface mode D[17:0] I/O (IOVCC/ GND) Fix to VSS level when not in use When IM[3]:Low, Serial in/out signal. MCU When
in „Einzelne Pixel bei TFT mit GC9306/ILI9341“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ABOV-Semicon-MC80F0604_C142970.pdf
and cleared by the DI instruction. [Overflow flag V] [Half carry flag H] Thisflagissetto “1”when an overflow occurs asthe result of an arithmetic operation involving signs. An overflow After operation, this is set when there is a carry from bit 3 occurs when the result of an addition or subtraction
in „Steuerung Infrorotkabine / Openhab“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AD2500_Macro_Assembler_V402_Manual.pdf
Decimal 16 or H = Hexadecimal No expression = return to default mode which is base 10, and assume all others will be designated with B, Q, D or H after the constant. Note that when base 16 is specified there is no way to define a decimal or binary number, since both D and B are legal hexadecimal numbers.
in „2500 A.D. Z80 Macro Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SSD1351-Revision_1.5.pdf
input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode
in „OLED128x128 SSD1351 RGB Initialisierung Color Farbe bunt SPI 3.3V AVR ATmega8 ATmega328p Assembler“ · Projekte & Code ·
-
Datei
boot.h
), \ "r" ((uint8_t)(__BOOT_RWW_ENABLE)) \ ); \ })) /* From the mega16/mega128 data sheets (maybe others): Bits by SPM To set the Boot Loader Lock bits, write the desired data to R0, write "X0001001" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The only accessible Lock bits are
in „[AVR] Register R0 und R1 direkt in C oder Inline Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
stk500boot.c
done from $0000 "reset" vector in Application area. Size fits into a 1024 word bootloader section when compiled with avr-gcc 4.1 (direct replace on Wiring Board without fuse setting changed) USAGE: - Set AVR MCU type and clock-frequency (F_CPU) in the Makefile. - Set baud rate below (AVRISP only works
in „[AVR] Register R0 und R1 direkt in C oder Inline Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Eagle_DataSheet_V2.8_english.pdf
of the first level data selector. When sourcea is high, the output of Sourcea Input 1 MUX is a. When sourcea is low, the output of MUX is acin. Input The control end of the first level data selector. When sourceb is high, the output of Sourceb
in „Sipeed Lichee Tang FPGA mit RISC-V Core aus China unter 20€“ · FPGA, VHDL & Co. ·