-
PDF
AT90CAN128.pdf
can be done by using the XMMn bits and control by software the most significant bits of the address. By set- ting Port C to output 0x00, and releasing the most significant bits for normal Port Pin operation, the Memory
in „Umrechnen von analog to digital“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmel-8393-mcu_wireless-atmega256rfr2-atmega128rfr2-atmega64rfr2_datasheet.pdf
10-84 SCCKDIV Register Bits Register Bits Value Description SCCKDIV2:0 0 Transceiver Clock divided by 256, (62.5kHz) 1 Transceiver Clock divided by 128, (125kHz) 2 Transceiver Clock divided by 64, (250kHz) 3 Transceiver Clock divided by 32, (500kHz) 4 Transceiver Clock divided by 16, (1MHz) 5 Transceiver
in „AVR-Verlustleistung maximieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BFR93AR_1.pdf
1.5 nF 1.5 nF +VCC +VBB L3 10 k L2 1 nF 1 nF 75 L1 270 output 1 nF 75 input DUT 3.3 pF 18 0.68 pF mbb251 L1 = L3 = 5 H choke. L2 = 3 turns 0.4 mm copper wire; winding pitch 1 mm; internal diameter 3 mm. Fig 1. Intermodulation distortion and second harmonic MATV test circuit mra702 mcd087 400 120 P tot
in „KiCAD: SOT323 aus libcms scheint defekt zu sein“ · Platinen ·
-
PDF
scs140--scs146_service_manual.pdf
SCS 146, DESIGN GOAL: Bring the thrill of live performance and movie sound to the home environment by calling on JBL’s professional engineering leadership. SATELLITE TYPE: Titanium-laminate-dometweeter,sealedenclosure SUBWOOFER TYPE: Bass-reflex enclosure PORT DESIGN: FreeFlow™ flared PROFESSIONAL REFERENCE
in „Verständnisfrage HiFi-Verstärker“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
rej09b0101_16c29hm_2_.pdf
divided by 2 1 012 0 0 0 oscillator divided by 4 1 102 0 0 0 mode (3) divided by 8 1 0 1 0 divided by 16 1 112 0 0 0 On-chip oscillator low power 1 (2) 0 (2) 1 dissipation mode NOTES: 1. When the CM05 bit is set
in „Zeitproblem bei Softwarepwm“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
4620.pdf
Mode” and Section 3.4 “Idle Modes”). as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the 3.5.1 EXIT BY INTERRUPT internal oscillator block. Execution is clocked by the Any of the available interrupt sources can cause the internal oscillator block until
in „SPI master/slave - schreib/lese befehle ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Mikrocontroller-PIC18F2420.pdf
Mode” and Section 3.4 “Idle Modes”). as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the inter- 3.5.1 EXIT BY INTERRUPT nal oscillator block. Execution is clocked by the internal Any of the available interrupt sources can cause the oscillator block until
in „Spannungseinbruch beim Sampeln des Signals“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
I-BOTT.PDF
V DD Presence Command ROM Data pulse 8 bits 64 bits Touch 1 1 0 0 1 1 0 0 0 1 1 0 0 Timing defined by host Initiation of time slot (High ▯ Low) defined by host, remaining timing determined by iButton and resistor. LINE TYPE LEGEND: Bus Master Resistor pull–up iButton 081297 7/151 7 V. Memory iButton
in „Design eines hotplugfähigen I2C-Bussystems und Auswahl des Steckverbinders“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
esp32-c3_technical_reference_manual_en.pdf
by setting it to 0. The clock is then divided by a 16-bit prescaler to generate the time-base counter clock (TB_CLK) used by the time-base counter. When the TIMG_T0_DIVIDER field is configured as 2 ~ 65536
in „Mit dem ESP32C3 laufen lernen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
esp32-c3_technical_reference_manual_en.pdf
by setting it to 0. The clock is then divided by a 16-bit prescaler to generate the time-base counter clock (TB_CLK) used by the time-base counter. When the TIMG_T0_DIVIDER field is configured as 2 ~ 65536
in „ESP32C3 > PLL“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
Note 2 0 0 Note 3 0 0 1. PORF is set to 1 when a power on reset occurs. Unaffected by system reset. 2. LVRF is set to 1 when a low voltage reset occurs. Unaffected by system reset. 3. ILAF is set to 1 when an illegal address reset occurs. Unaffected by system reset. Cleared by power on
in „Wie oft kann ein µC programmiert werden?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S12XF512.pdf
Note 2 0 0 Note 3 0 0 1. PORF is set to 1 when a power on reset occurs. Unaffected by system reset. 2. LVRF is set to 1 when a low voltage reset occurs. Unaffected by system reset. 3. ILAF is set to 1 when an illegal address reset occurs. Unaffected by system reset. Cleared by power on
in „Probleme beim Ansteuern eines EEPROM über SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
User_guide_-_Driver.pdf
device and store the values in the FIFO. The application can then periodically drain the FIFO either by polling, or by interrupts, or by using the uDMA controller. A non-blocking read is configured by using the function EPINonBlockingReadCOnfigure(). The read operation is started with EPINonBlockingReadStart
in „PCF8574 mit LM3S8938 per I2C auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Driver_Library_user_guide.pdf
A trigger generated by an input from the Port B4 pin. ADC_TRIGGER_TIMER - A trigger generated by a timer; configured with TimerCon- trolTrigger() ADC_TRIGGER_PWM0 - A trigger generated by the first PWM generator; configured with
in „I2C Display Steuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SANMOTION_R_M0006890N.pdf
4000 6.7 HF3030C-SZA Q1AA13500D 5000 8.3 Manufactured by SOSHIN ELECTRIC Q1AA18450M 4500 7.4 NF50 shape 50A S-N35 Q2AA18350H 3500 6.9 Manufactured by CO.,LTD Manufactured by Mitsubishi Ltd. Mitsubishi Ltd. Q2AA18450H 4500 7.4 3SUP-HK30-ER-6B Q2AA18550R 5500 8.4 Manufactured by 15 Q2AA22550B 5500 10.1 Okaya Ltd. 3SUP-HK50-ER-6B Q2AA22700S 7000 12.2 R2AA18350D 3500 7.0 NF100 shape 75A Manufactured by S-N50 R2AA18450H 4500 7.4 Manufactured by Okaya Ltd. Manufactured by Mitsubishi
in „Servoregler/Servoverstärker Verständnislücke“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
pm2534ocr.pdf
section all signals to be measured are converted into DC voltages. These DC voltages are attenuated by a DC attenuator or amplified by a DC amplifier. AC voltages are attenuated by an AC attenuator or amplified by an AC amplifier. The signal is converted into a DC voltage and applied to a multiplexer.
in „Pjilips PM2519“ · Markt ·
-
PDF
pic18f2320.pdf
instruction or SLEEP instruction 0 = A WDT time-out occurred bit 2 PD: Power-down Detection Flag bit 1 = Set by power-up or by the CLRWDT instruction 0 = Cleared by execution of the SLEEP instruction bit 1 POR : Power-on Reset Status bit 1 = A Power-on Reset has not occurred (set by firmware only) 0 = A Power-on
in „I2C-Bus Collision“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
M16C62_Hardware.pdf
at a reset. (3) BCLK The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address
in „M16C Parallel pinbelegung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datenblatt_PIC12F1822.pdf
duty cycle of 0% bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock
in „PIC12F1822-PWM Mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datenblatt_PIC12F1822.pdf
duty cycle of 0% bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock
in „Interrupt-PIC12F1822“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
12F1822_1823.pdf
duty cycle of 0% bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock
in „Auflösung PWM-Mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
12F1822_1823.pdf
duty cycle of 0% bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock
in „8Bits und 2Bits in eine Integer-Variable“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
12F1822_1823.pdf
duty cycle of 0% bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock
in „Timer2 auf 10bit einstellen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC12FLF1822PIC16FLF1823.pdf
duty cycle of 0% bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits 111 = Base clock value divided by 128 110 = Base clock value divided by 64 101 = Base clock value divided by 32 100 = Base clock value divided by 16 011 = Base clock value divided by 8 010 = Base clock value divided by 4 001 = Base clock
in „PIC16lf1823 General purpose I/Os mit Schmitt Trigger ?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18f6622.pdf
as the Reset source has cleared. Execution is “Sleep Mode” and Section 3.4 “Idle Modes”). clocked by the INTOSC multiplexer driven by the inter- nal oscillator block. Execution is clocked by the internal 3.5.1 EXIT BY INTERRUPT oscillator block until either the primary clock becomes Any of the available
in „PIC 18F6622 Zeit um EEPROM zu schreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC_18F8722_Data_Sheet.pdf
as the Reset source has cleared. Execution is “Sleep Mode” and Section 3.4 “Idle Modes”). clocked by the INTOSC multiplexer driven by the inter- nal oscillator block. Execution is clocked by the internal 3.5.1 EXIT BY INTERRUPT oscillator block until either the primary clock becomes Any of the available
in „PIC 18F6527 mit 32MHz Takten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
wr2_rcm_revb.pdf
*ESE n & Read by *ESE? & R O & a i & o & Service L Request & Generation & & 7 RQS ESB MAV 3 VAB 1 INB 15 12 11 10 9 4 3 2 1 0 MSS & Status Byte Register InternalState Change Read bySerial Poll EnableRegister R Read by*STB? Set byINE n O Read byINE? a & i & Service Request o & EnableRegister L & Set by*SRE n & Read by *SRE? 7 5 4 3 2 1 0 Figure 1.Status Register Structure 46 ISSUED: January2002 LTXXX-RCM-E Rev B C H A P T E R
in „Oszi einstellen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18F46J11_39932D.pdf
by 1,024 1001 = Base clock value divided by 512 1000 = Base clock value divided by 256 0111 = Base clock value divided by 128 0110 = Base clock value divided by 64 0101 = Base clock value divided by 32
in „PIC18F46J11 und RTC. Quarz nötig? Anfängerfrage Übersicht verloren ;-(“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
version_1p3_assembler.lst
labels. 23: ; 24: ; - All machine code in the original source, coded in databytes are replaced 25: ; by the menomics. 26: ; 27: ; - One routine in the source was different to the ROM code and is replaced 28: ; by the ROM code. 29: ; 30: ; - Some "ORG" statements between BASIC and floating point code are
in „Basic für 80C31“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
panasonic_tx-w32d5dpf.pdf
Service Support Specifications Service and repair of Block Diagrams this product is Parts List supported by Service Panasonic’s LUCI Information interface. Adjustments This interface provides a link between the TV and Self Check Schematic Diagrams a standard PC to allow a number of diagnostic and control functions
in „Panasonic TX-W32D5DPF“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
6neds.pdf
(Note) These clocks are derived by dividing the main clock by 1, 2, 4, 8 or 16 and they are used for the corre- sponding CAN module. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral
in „M16C- Key Input Interrupt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08MM128RM.pdf
Watchdog —Reset was causedby the COP watchdog timer timing out. COP This reset source may be blocked by COPE = 0. 0 Reset not caused by COP timeout. 1 Reset caused by COP timeout. 4 Illegal Opcode — Reset was caused by an attempt to execute an unimplemented or illegal opcode. The STOP ILOP instruction
in „Freescale s08mm128 und USB“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC32MX3XX_Data_Sheet.pdf
by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 (default setting) 000 = FRC divided by 1 bit 23 Reserved: Write ‘0’; ignore read
in „PIC32 und Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S32K-RM.pdf
switching, CLKOUTEN should be first cleared and then the above sequence should be followed) 000b - Divide by 1 001b - Divide by 2 010b - Divide by 3 011b - Divide by 4 100b - Divide by 5 101b - Divide by 6 110b - Divide by 7 111b - Divide by 8 7-4 CLKOUT Select CLKOUTSEL NOTE: The below sequence should be followed
-
PDF
Exp_Meth_In_RF_Des--Wes_Hayward.pdf
transformed from 50 li up to 300 mW. We could obtain more power The desired driver output power is by the square of the turns ratio to 800 fl. by biasing the second stage for higher gain '/« W. This can be realized by properly the approximate impedancc presented to and output. A more conservative and
in „Literatur zum Selbstbau von Sendern und Empfängern“ · HF, Funk und Felder ·
-
PDF
PIC16F1503.pdf
Reset Flag bit 1 = A Watchdog Timer Reset has not occurred or set by firmware 0 = A Watchdog Timer Reset has occurred (cleared by hardware) bit 3 RMCLR: MCLR Reset Flag bit 1 = A MCLR Reset has not occurred or set by firmware 0 = A MCLR Reset has occurred (cleared by
in „Versorgungsspannung vom PIC mit PIC messen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EKG_usw_Informationformedicalapplications_von_TI.pdf
A wide variety of TI products have been chosen by system and between the ADC and the beamformer. By serializing the data coming equipment manufacturers for their ultrasound imaging applications, out of the ADC, the number of interface lines can be reduced
in „EKG Schaltung Neuling“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Einkommens-und-Vergleichsstichprobe.pdf
687 1 687 (1 616) 30 Nahrungsmittel, Getränke und Tabakwaren............. 252 255 187 226 290 310 251 251 (220) 31 Bekleidung und Schuhe.................................86....... 84 84 100 81 80 80 77 (84) 32 Wohnen, Energie, Wohnungsinstandhaltung........... 552 607 430 498 502 590 600 606 (499) 33
in „Gehalt als Beamter (steuergeldverschwendung?)“ · Offtopic ·
-
Datei
kicad-gdb-error-bt.txt
software: you are free to change and redistribute it. There is NO WARRANTY, to the extent permitted by law. Type "show copying" and "show warranty" for details. This GDB was configured as "x86_64-suse-linux". Type "show configuration" for configuration details. For bug reporting instructions, please see
in „KiCad 5.0.2 - Absturz beim Footprint-Editor Aufruf“ · Platinen ·
-
PDF
datasheet.pdf
Licences Unless otherwise stated, words and logos marked with ™ or® are trademarks registered or owned by CSR plc or its affiliates. Bluetooth and the Bluetooth ® logos are trademarks owned by Bluetooth ® SIG, Inc. and licensed to CSR. Other products, services and names used in this document may have been trademarked by their respective owners. The publication of this information does not imply that any license is granted under any patent or other rights owned by CSR plc and/or its affiliates. CSR reserves the right
in „A2DP Bluetooth Modul China eBay“ · HF, Funk und Felder ·
-
PDF
MT6223C.pdf
of SIZE is Byte, Destination addresses increase by 1 every single transfer. If Half-Word, increase by 2; and Iif Word, increase by 4. 0 Disable 1 Enable DREQ Throttle and handshake control for DMAtransfer 0 No throttle control during DMA transfer or
in „GSM-Modul (SIM908) nur analoge Ausgänge für Anruf?“ · HF, Funk und Felder ·
-
PDF
PIC16F18344.pdf
by hardware) bit 2 RI : RESET Instruction Flag bit 1 = A RESET instruction has not been executed or set to ‘1’ by firmware 0 = A RESET instruction has been executed (cleared by hardware) bit 1 POR : Power-on
in „EEPROM Verständnisproblem beim PIC 16F18344“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PIC18Fxx2.pdf
filter will detect and ignore small pulses. h) Stack Underflow Reset The MCLR pin is not driven low by any internal Most registers are unaffected by a RESET. Their status RESETS, including the WDT. is unknown on POR and unchanged by all other RESETS. The other registers are forced to a “RESET state” on
in „AD1 und AD2 Multiplexen (PIC18F452)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AV02-0923EN-DS-ATF-55143-08Jun20120.pdf
-120.5 11.65 9.0 0.609 55.1 7.94 2.496 -42.7 0.107 -25.8 0.134 -128.4 10.92 10.0 0.684 37.3 7.05 2.251 -61.3 0.118 -39.2 0.064 -173.3 10.93 11.0 0.744 21.6 5.91 1.975 -79.5 0.123 -51.9 0.075 87.5 10.53 12.0 0.786 7.9 4.83 1.744 -96.4 0.128 -64.3 0.141 49.7 10.16 13.0 0.816 -7.2 3.86 1.56 -113.9 0.131
in „LNA Entwicklung von 10 MHZ bis 6 GHZ“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
debug_okay.asm
IRQ-driven sensor reading while ( ! signalEdgeMissed ) // note: besides this the loop may be left by "break;" 1ec: 80 91 03 01 lds r24, 0x0103 1f0: 81 11 cpse r24, r1 1f2: e8 c0 rjmp .+464 ; 0x3c4 <acquire_DHT+0x250> { if ( signalEdgeNeedsProcessing ) // set by ISR each time a signal level change is
in „Fehler bei einfacher Integer-Division?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM_10120_LPC213x_User_Manual.pdf
flag is cleared by hardware (see Figure 34). 2 11.8.12 I C-bus obstructed by a low level on SCL or SDA An I C-bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled
in „Zeichen im Interrupt empfangen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
UM10120_1.pdf
flag is cleared by hardware (see Figure 34). 2 11.8.12 I C-bus obstructed by a low level on SCL or SDA An I C-bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled
in „Baudrate Abtastfrequenz“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Ublox_-_Protocol_Specifications.pdf
by selected u-blox 5 receivers. These are described in the applicable Hardware Integration Manual for the specific receiver. The status is reported by the message MON-HW described in the Protocol Specification
-
PDF
Grenzwerte_EMF.pdf
1999 (275/3), 207-210. [Fre 98] Freude, Ullsperger, Eggert and Ruppe: Effects of microwaves emitted by cellular phones on human slow brain potentials Bioelectromagnetics, 1998 (19/6) 384-387. [Fre 00] Freude, Ullsperger, Eggert and Ruppe: Microwaves emitted by cellular telephones affect human slow brain
in „2,455 Ghz Grill - Freund & Helfer gesucht“ · HF, Funk und Felder ·
-
PDF
156346062-STi7105.pdf
HDMI line driver PLL CLK_DLL_HDMI (148.5 MHz Max) 1, PLL1024 Reserved CKGB_DISPLAY_CFG_TBUF(16) Div by:on CLK_TMDS_HDMI 1, PLL, 1024 (148.5 MHz Max) Div by:onLOCK_OFF 1, 2PLL8,1024 CLK_656_1 (7105) (148.5 MHz Max) Div by:on 1,PLL24 CLK_PIX_HD ) Div by:on (148.5 MHz Max) n 1, 2PLL8,1024 CLK_DISP_HD t CLOCK_OFF
in „Motorola Vip19x0 (Big brother of Vip1710)“ · Mikrocontroller und Digitale Elektronik ·