-
PDF
DIODES_INC_BCR420UW6_ENG_TDS.pdf
Ratings (Note 8) Characteristics Symbols Value Unit JEDEC Class Electrostatic Discharge – Human BodyBCR420U 500 V 1B Model BCR421U HBM 1,000 V 1C BCR420U 300 V B Electrostatic Discharge – Machine MoBCR421U MM 400 V C Notes: 5. For a device mounted with the OUT leads on 50mm x 50mm 1oz copper that is on
in „BCR420W67 zu wenig strom“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
4804.pdf
SGS-THOMSON SGS-THOMSON STANDARD EQUIVALENT NEAREST STANDARD EQUIVALENT NEAREST 16TTS08S TN1625-800G BCR5AS12 T435-600B 25TTS08S TN2540-800G BCR5AS8 T435-400B 2N6071 T435-400D BR100/03 DB3 BR100/LLD TMMDB3 2N6071A T410-400D 2N6073 T435-400D BT134-500 T435-600D 2N6073A T410-400D BT134-500D T410-600D BT134
in „Ersatztyp für Thyristo TYN408G“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Schaltplan.pdf
POA5V0 A5V0 P GND N D GND A A POAGND AGND evtl doch auf AD5231 lassen COU4001 2 10 B P SCLKC L K PIU400CLK A PIU4001010 P DIG_A G 0 A B 3 9 PO MOSSI PIU400SDI W PIU400109 PODIG0W 4 8 PO ISOO PIU400SDO B PIU400108 PODIG0B POPOTI0SELL PIU400/CS4 T PIU400107 A5V0 PIU400/WP2 A5V0 PIU400/PR3 VDD PIU4001011
in „V: Leiterplatten aus Überproduktion abzugeben“ · Markt ·
-
PDF
PSpice_LibraryguideOrCAD.pdf
Infineon Digital Transistor BCR116S BCR116S/SIE SIEMENS.OLB Infineon Digital Transistor BCR116U BCR116U/SIE SIEMENS.OLB Infineon Digital Transistor BCR116UPN BCR116UPN/SIE SIEMENS.OLB Infineon Digital Transistor BCR116W BCR116W/SIE
in „pSpice - Bauteil hinzufügen.“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
SMD_Catalog.pdf
Sie DN SOT363 dual BCR133 WDs BCR141 Sie N SOT23 npn 50V 0.1A dig 22k +22k WDs BCR141T Sie N SC75 npn 50V 0.1A dig 22k +22k WDs BCR141W Sie N SOT323 npn 50V 0.1A dig 22k +22k WDs BCR141S Sie DN SOT363 dual BCR141 WEs BCR148
in „Hilfe bei Bauteilsuche für Mainboard“ · PC Hard- und Software ·
-
PDF
BCR562-INF.pdf
BCR562 PNP Silicon Digital Transistor • Built in bias resistor (R = 4.7 kΩ, R = 4.7 kΩ) 1 2 3 2 • Pb-free (RoHS compliant) package) 1 • Qualified according AEC Q101 C 3 1 2 1 2 B E EHA07183 Type Marking
in „BRC562 direkt an uC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TimerPumpe_S01_CMOS4060.pdf
470uF 63Vin (3x 470uF 100Vout) 10,26€ /4 U-Chrimpschuh 50pcs SV1.25-4 0,5-1,5qmm I4,3mm Step-Up Boost 400W 15Ain 8,5-50Vi zu 10-60Vo 7Aout 0,2-12Aout+Fan>65°C 67x43x28mm 86g TL494AW SO16 10mA 150kHz (UC3524) Fuse 15A 4x 220uF 63V LowESR 2,95€ 30pcs SV3.5-4 2,5-4mm2 37A iDia4,3mm 24,8x8mm 1,26 Euro Step-Up
in „Laufzeitbegrenzung für 12V Pumpe mit Akku, Solarmodul, Step-Up, Zeitschaltuhrbetrieb LED-Anzeige MPP“ · Projekte & Code ·
-
PDF
Control_S03_Sch_4011.pdf
verwenden ?max5min Dauerlauf (KSD9700 70°C 250V 5A) 2 PC817C E3 3 SM4007 -M M Pump QR50D 12V 830mA 10W 400cm 400l/h 6,67l/min AD8mm ID6mm 37db IP68 60°C DC-Connector 5,5x2,1mm with Filter (Mueken-Glasfasernetz) Schr4+5_Luesterklemme h 3 5 PCB2 6 D2 Brushless Motor Pump 12V 4,2W 0,35A 3m 240L/H 4l/min 35db
in „Laufzeitbegrenzung für 12V Pumpe mit Akku, Solarmodul, Step-Up, Zeitschaltuhrbetrieb LED-Anzeige MPP“ · Projekte & Code ·
-
Datei
MKL25Z4.h
#define DMA_DAR_DAR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DAR_DAR_SHIFT))&DMA_DAR_DAR_MASK) /* DSR_BCR Bit Fields */ #define DMA_DSR_BCR_BCR_MASK 0xFFFFFFu #define DMA_DSR_BCR_BCR_SHIFT 0 #define DMA_DSR_BCR_BCR(x) (((uint32_t)(((uint32_t)(x))<<DMA_DSR_BCR_BCR_SHIFT))&DMA_DSR_BCR_BCR_MASK) #define DMA_DSR_BCR_DONE_MASK 0x1000000u #define DMA_DSR_BCR_DONE_SHIFT 24 #define DMA_DSR_BCR_BSY_MASK 0x2000000u #define DMA_DSR_BCR_BSY_SHIFT 25 #define DMA_DSR_BCR_REQ_MASK 0x4000000u #define DMA_DSR_BCR_REQ_SHIFT 26 #define DMA_DSR_BCR_BED_MASK 0x10000000u
in „Interrupts bei Keil ARM? (KL25Z)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Wlan-SW4_S01_Funk433MHz.pdf
24WnoAux DIL8 (7,2Vout=ZD1=ZMM6,2warZD11)14RMTF 3,55€/50 4k7+47k 50V 100mA hfe=68 SOT23, FJV3101RMTF, BCR112 2x4k7 12S6600 SOT23 Infineon 1,8mA@2k2@4V hfe123mA BCR148 2x47k 50V 70mA hfe70 0,8-1,5Voff 1-3Von RS 287-730, BCR133 2x10k 12S6604(287-695 RS) SOT23 Infineon, DTC114EKA 2x10k 246-1693 RS Rohm, PDTC114ET
in „Tuya Motorsteuerung Rollo Fenster Garage Gewächshaus Auf Zu APP WLAN+433MHz 7-32Vdc 10A 2Ch 4Ch“ · Projekte & Code ·
-
PDF
Wlan-SW4_S01_Funk433MHz.pdf
@24WnoAux DIL8 (7V=ZD5,6orZD6,2warZD11)4RMTF 3,55€/50 4k7+47k 50V 100mA hfe=68 SOT23, FJV3101RMTF, BCR112 2x4k7 12S6600 SOT23 Infineon 1,8mA@2k2@4V hfe123mA BCR148 2x47k 50V 70mA hfe70 0,8-1,5Voff 1-3Von RS 287-730, BCR133 2x10k 12S6604(287-695 RS) SOT23 Infineon, DTC114EKA 2x10k 246-1693 RS Rohm, PDTC114ET
in „Tuya Motorsteuerung Rollo Fenster Garage Gewächshaus Auf Zu APP WLAN+433MHz 7-32Vdc 10A 2Ch 4Ch“ · Projekte & Code ·
-
Datei
CH32V003_reg1.asm
R32_PFIC_IACTR2 = 0xE000E304 #PFIC interrupt activation status register2 R32_PFIC_IPRIORx = 0xE000E400 #PFIC interrupt priority configuration register R32_PFIC_SCTLR = 0xE000ED10 #PFIC system control register INTSYSCR = 0x804 #Interrupt System Control Register MTVEC = 0x305 #Exception Entry Base Address
in „RISCV (CH32V003): GNU Assembler übersetzt "CALL" nicht korrekt (oder bin ich nur zu doof?)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PseudoKunstkopfStereo.pdf
linkeOhr bei einem Ein- fallswinkevon 60Grad inder Horizontalebene. Impulsadirekt60¡direkt 60.LFT 60.RGT 400 200 0 -200 -400 0 0.0005 0.001 0.0015 0.002 Z(s) Frequenf Einfall60¡nkel 60.LFT 60.RGT 70 60 50 40 30 20 10 300 500 1000 2000 3000 5000 10000 16000 Freq(Hz) Bild 5 Impulsantwort und Frequenzgang bei
in „Pseudo Kunstkopf Stereo mit DSP56002, alte Motorola Applikation“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
Weidezaun_S03_4093.pdf
GND , 2 1000V 1A M0207 1 Rohr-PVC D316/250mm Wand6,5mm x 9 TL750L12CLP TO92 LDO Uin26V 1mA 150mA u m BCR555 2k2+10k 50V 500mA hfe70 1,4Von 0,4Voff SOT23 12S6640 0,06€/100 SOT23 Inf 6 V LM317 TO92 (1k2+11k 0805) O A C7 PDTA143ZT,215 4k7+47k 50V 0,1A hfe100 0,9Von 0,6Voff 250mW Ali 2,74€/50 Nexperia 7 0
in „Weidezaun gegen Schnecken mit Netztrafo und Rohr DN160 für Hobbygärtner“ · Projekte & Code ·
-
PDF
AN_Hybrid_Kit_for_HP2_module_V1.1.pdf
R24 1K FAULT_Vn FAULTWn FAULT_Wn C12 10n/50V/X7R GND_DIG1 VDIG50 VDIG50 VDIG50 +5.0V +5.0V +5.0V 4 BCR183S 1 BCR183S 4 BCR183S 10k 10k 10k 5 2 5 10k 10k 10k 3 PACKAGE = 1 6 PACKAGE = 1 3 PACKAGE = 2 Q1B Q2A Q2B R R R 2 2 2 22 2 2 22 R R R D D D GND_DIG1 GND_DIG1 GND_DIG1 Figure 18 Schematic of the Logic
in „Linksammlung für Leistungselektronik“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Weidezaun_S03_4093.pdf
GND , 2 1000V 1A M0207 1 Rohr-PVC D316/250mm Wand6,5mm x 9 TL750L12CLP TO92 LDO Uin26V 1mA 150mA u m BCR555 2k2+10k 50V 500mA hfe70 1,4Von 0,4Voff SOT23 12S6640 0,06€/100 SOT23 Inf 6 V LM317 TO92 (1k2+11k 0805) O A C7 PDTA143ZT,215 4k7+47k 50V 0,1A hfe100 0,9Von 0,6Voff 250mW Ali 2,74€/50 Nexperia 7 0
in „Weidezaun gegen Schnecken mit Netztrafo und Rohr DN160 für Hobbygärtner“ · Projekte & Code ·
-
PDF
BMP581.pdf
5.6I²C protocol BMP581 supports the following I²C modes: normal mode (100 kHz) fast mode (100 - 400 kHz) fast mode plus (400 kHz - 1 MHz) The I²C slave address of BMP581 is 7'h46 for SDO = 1'b0 and 7'h47 for SDO = 1'b1. SDO must not be floating when I²C is used, otherwise the I²C device address is
in „Datenlogger Pendeluhr“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AN_EVAL_SEPIC_V10.pdf
I J both aluminum electrolytic capacitors in the value [ 0.4 L2 0.4 [ ,L2o2 IL2p 2 range 0.5-2.2uF/400V and film capacitors from ,L2oy t r approximately 0.15uF upward - depending on the n 0.3 0.3 f 1) r e output power. u L2 a 1 L2ey0.2 0.2 v o L2o 2I h 0.1 0.1 . Circuit variants c I L i Figure 5 shows
in „Feedback ohne Optokoppler möglich?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
rej09b0101_16c29hm_2_.pdf
0. IT, RST4, BCK1 to BCK0: Bits in the G1BCR0 register RST2 to RST1: Bits in the G1BCR1 register Figure 13.11 Base Timer Block Diagram Table 13.3 Base Timer Associated Register Settings (Time Measurement Function, Waveform Generation Function,
in „Zeitproblem bei Softwarepwm“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SH7709.pdf
............................................................... 239 10.2.1 Bus Control Register 1 (BCR1)............................................................................ 239 10.2.2 Bus Control Register 2 (BCR2)............................................................................ 243
in „HD6417709A F133B“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
mt6_06.pdf
processors work very fast (270 Dhrystone 2.1 MIPS @ 206MHz for Trizeps I and 480 Dhrystone 2.1 MIPS @ 400MHz for Trizeps II) and need very low power. Both Trizeps modules include also the Philips UCB 1x00 (a single chip, integrated mixed signal audio and telecom codec). The single channel audio codec is
in „CAN-Bus Ansteuerung über C# - Compact Framework“ · Softwareentwicklung ·
-
PDF
HAMEG_HM1507-3_150MHZ_Oszilloskop_-_Service_Manual.pdf
THOLE43 M44-40LE4.3 M44-4O[E443 ADD [B] D702] 4444843640 7 7 Ii Z › 07244m 07444 47033 B24/sscsv2 BCR444 4 D703 A8 __04320 4000 4:›0F _ EiCB†§2_ MTHÜLE < 4< 4077 2iq 0703 470300 †44 07Ls 432R C 4 an 7777 _GV U1 A00_02 430442424 24. c/43240 5 4 _ßV 4420 c442_[22 07233 4+5\/ _- 444 BCR444 VR7OD4 427020
-
PDF
MMC5633NJL.pdf
Low Level V 0.4 V OL Input Leakage Current Ii 0.1VIOV <in9V IO -10 10 µA SCL Clock Frequency fSCL 0 400 kHz START Hold Time tHD;STA 0.6 µS START Setup Time tSU;STA 0.6 µS LOW period of SCL tLOW 1.3 µS HIGH period of SCL tHIGH 0.6 µS Data Hold Time tHD;DAT 0 0.9 µS Data Setup Time tSU;DAT 0.1 µS Rise Time
in „Sensor Array ansprechen mit I2C - Unterschiede zu Mega2560 und Seeed RP2040“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MDT2051_557537_2_.pdf
1xxxxxxx CLRW Clear working register 0¡÷W Z 010001 0rrrrrrr CLRR R Clear register 0¡÷R Z 0000bb brrrrrrr BCR R, b Bit clear 0¡÷R(b) None 0010bb brrrrrrr BSR R, b Bit set 1¡÷R(b) None 0001bb brrrrrrr BTSC R, b Bit Test, skip if clear Skip if R(b)=0 None 0011bb brrrrrrr BTSS R, b Bit Test, skip if set Skip if
in „[V] 20 x MDT2051P 340MBC“ · Markt ·
-
PDF
datasheet.pdf
4 TF Time overflow Flag bit 6¡X5 page Page select bit : 00 : 000H --- 1FFH 01 : 200H --- 3FFH 10 : 400H --- 5FFH 11 : 600H --- 7FFH 7 ¡X¡X General purpose bit (5) MSR (Memory Select Register) : R4 Memory Select Register : 00 : 10~1F 01 : 30~3F 10 : 50~5F 11 : 70~7F b7 b6 b5 b4 b3 b2 b1 b0 Readonly “1
-
PDF
ADSP-2181_Datenblatt.pdf
Program execution is held off until all cesses. 32 words have been loaded. The BDMA Context Reset bit (BCR) controls whether the 0 1 IDMA feature is used to load any inter- processor is held off while the BDMA accesses are occurring. Setting the BCR bit to 0 allows the processor to continue opera- nal memory as desired. Program execu- tions. Setting the BCR bit to 1 causes the processor to stop tion is held off until internal program execution while the BDMA accesses are occurring, to clear the memory location 0 is written to. context of the processor
-
PDF
252039.pdf
Specifications Rev. 1.0 FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL 10.11 Recovery from bus error Start BCR: write BER: 0write Cancellationof error flag BEIE: 1write CCR: write CS[4:0]: write Setup of clockfrequency EN: 1write Setup of macroenable BCR: write Setup ofinterruption BER: 0write BEIE: 1write INT
in „LCD Display / Controller eines Schweißgerätes prüfen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Part_1_Physical_Layer_Specification_Ver3.01_Final_100218.pdf
Frequencyk Voltage [mA/3.6V VDD] , [MB/s] [MHz] [V] SDSC *3 SDHC*64 SDX*65 SSDR50 504 100 1.8 - 8400 400 DDR50 50 50 1.8 - 400 t o 400 SDR12 12.5 25 1.8 - 100c 100/1507 High Speed 25 50 3.3 200 200 200 *1: The card supports a UHS-I mode shall support all lower UHS-I modes. 100/1507 *2: Host can control
in „MicroSD STM32 und Mosfet“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Values.txt
12,7k 10 10 pF 10 10microH 10 0,001µF 9 ROT 9 LM324N 9 L44 9 GN 9 BYV27 9 BC847CSMD 9 74HC573N 9 4K7 9 400 9 1nF 9 1,8nF 9 15K 9 150R 9 10 uF 9 10K0 9 100µF 8 x 8 ULN 2803 8 TLC59116TSSOP-PW 8 S202S11 8 S14K275 8 PORTC 8 NE5532N 8 LSP11 8 LM358D 8 IV9 8 IRF7314 8 IRF510 8 green 8 ca. 6W 8 BAT54C 8 820 8
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
MB91F465DA-FujitsuMediaDevices.pdf
operations of the 8.5 Mbits Flash memory’s Auto Algorithms are available. Correspondence between MBM29LV400TC and Flash Memory Control Signals MB91F465DA, MB91F467Dx external pins MBM29LV400TC External pins FR-CPU mode Flash memory Comment mode Normal function Pin number ⎯ INITX ⎯ INITX 73 RESET ⎯ FRSTX P09
in „LCD Display / Controller eines Schweißgerätes prüfen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
0752_001.pdf
grî vcrq¡.lcltêlt,î ,¡lt ritJ¡d.ic auch ôlá tledr- 30 FUpf,oÞSlulrtr wddrn drbd dlo ¡ur Glnem l.klg€bcr tlrFmmd.n ilomtliñpülià ncr, Zuilnelrnre¡, Sto¡rprhr ode¡ fre- !uroê1lhlt q ucnzzåltler verwr:lrletr- ['ürtk¡s Verslö¡¡doi¡ de¡ .{rh¿ltswoinc 'l'rånsirlr)rwlcrl*nrÍ¡ ìleferl nrr *sìner der tligital-flhr
in „Als Mikro noch Makro war: Die "Dicke Tal- Uhr"“ · HF, Funk und Felder ·
-
PDF
Si4330.pdf
(BER < 0.1%) — –110 — dBm RX_OOK 2 (4.8 kbps, 350 kHz BW, OOK) (BER < 0.1%) — –102 — dBm (40 kbps, 400 kHz BW, OOK) 2 RX Bandwidth BW 2.6 — 620 kHz Residual BER P Up to +5 dBm Input Level — 0 0.1 ppm 2 RX_RES Performance Input Intercept Point, IIP3RX 1 = 915 MHz,2f = 915 MHz, — –20 — dBm 3rdOrder2 P
-
Datei
AT91SAM7S64.h
FEATURES REGISTER AT91_REG TCB_VER; // Version Register } AT91S_TCB, *AT91PS_TCB; #else #define TCB_BCR (AT91_CAST(AT91_REG *) 0x000000C0) // (TCB_BCR) TC Block Control Register #define TCB_BMR (AT91_CAST(AT91_REG *) 0x000000C4) // (TCB_BMR) TC Block Mode Register #define TC_ADDRSIZE (AT91_CAST(AT91_REG
in „AT91SAM7S64 Compiler Fehlermeldung“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
life.lst
4] 227 ld a,h 00B4 95 [ 4] 228 sub a, l 00B5 7A [ 4] 229 ld a,d 00B6 9B [ 4] 230 sbc a, e 00B7 E2rBCr00 [10] 231 jp PO, 00183$ 00BA EE 80 [ 7] 232 xor a, #0x80 00BC 233 00183$: 00BC FAr8Er01 [10] 234 jp M,00116$ 235 ;life.c:88: for(x = xpos-1;x <= (xpos+1);x++) { 00BF DD 7E F6 [19] 236 ld a,-10 (ix)
in „Conways Game of Live zu langsam auf Z80“ · Softwareentwicklung ·
-
PDF
ProdManualIndGradeSDv1.0.pdf
(SD) Card Protocol Description 100KHz-400KHz Clocks 1) CLK CMD 1st 2nd 3rd (ACMD41) Polling less than 50ms interval 2) CLK <50ms <50ms CMD 1st 2nd 3rd (ACMD41) Figure 4-9. Host Procedures Waiting for Card to be Ready • It is an obvious requirement
in „Eigenbau Mp3 Player“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
kompendium-li-ionen-batterien-data.pdf
https://wiki.zimt.uni-siegen.de/fertigungsautomatisierung/index.php/ L%C3%B6sungsans%C3%A4tze_f%C3%BCr_die_Handhabung_und_Montage_von_Batterien_f%C3%BCr_Elektrofahr zeuge_von_morgen (Zugriff: 12.06.2015) 20 Kompendium: Li-Ionen-Batterie Kapitel 3: Bewertung von Li-Ionen-Batterien Der Aufbau einer prismatischen
-
PDF
SD_Physical_specs.pdf
the host until the card becomes ready. 1) Issue continuous clock in the frequency range of 100 KHz-400 KHz. If the host wants to stop the clock, poll busy bit by ACMD41 command at less than 50 ms intervals. • It is an obvious requirement that the clock shall be running for the card to output data or
in „SD-MMC-Card im SPI oder MMC Mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Simplified_Physical_Layer_Spec.pdf
the host until the card becomes ready. 1) Issue continuous clock in the frequency range of 100 KHz-400 KHz. If the host wants to stop the clock, poll busy bit by ACMD41 command at less than 50 ms intervals. • It is an obvious requirement that the clock shall be running for the card to output data or
in „SD Karte im Spi Modus“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
SD_CARD_Simplified_Physical_Layer_Spec.pdf
the host until the card becomes ready. 1) Issue continuous clock in the frequency range of 100 KHz-400 KHz. If the host wants to stop the clock, poll busy bit by ACMD41 command at less than 50 ms intervals. • It is an obvious requirement that the clock shall be running for the card to output data or
in „SD Karte und SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Simplified_Physical_Layer_Spec.pdf
the host until the card becomes ready. 1) Issue continuous clock in the frequency range of 100 KHz-400 KHz. If the host wants to stop the clock, poll busy bit by ACMD41 command at less than 50 ms intervals. • It is an obvious requirement that the clock shall be running for the card to output data or
in „Lahme 2GB SD Karte“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AT91SAM7S256.h
AT91_REG Reserved1[4]; // AT91S_TC TCB_TC2; // TC Channel 2 AT91_REG Reserved2[4]; // AT91_REG TCB_BCR; // TC Block Control Register AT91_REG TCB_BMR; // TC Block Mode Register } AT91S_TCB, *AT91PS_TCB; // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- #define AT91C_TCB_SYNC
in „C Datein werden in Eclipse nicht kompiliert“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AT91SAM7S256.h
AT91_REG Reserved1[4]; // AT91S_TC TCB_TC2; // TC Channel 2 AT91_REG Reserved2[4]; // AT91_REG TCB_BCR; // TC Block Control Register AT91_REG TCB_BMR; // TC Block Mode Register } AT91S_TCB, *AT91PS_TCB; // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- #define AT91C_TCB_SYNC
in „AT91SAM7S256 Timer Counter PWM“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
AT91SAM7.h
AT91_REG Reserved1[4]; // AT91S_TC TCB_TC2; // TC Channel 2 AT91_REG Reserved2[4]; // AT91_REG TCB_BCR; // TC Block Control Register AT91_REG TCB_BMR; // TC Block Mode Register } AT91S_TCB, *AT91PS_TCB; // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- #define AT91C_TCB_SYNC
in „arm-elf-ld problem, undefined reference to `__gccmain'“ · µC & Digital Electronics ·
-
Datei
AT91SAM7S64.h
AT91_REG Reserved1[4]; // AT91S_TC TCB_TC2; // TC Channel 2 AT91_REG Reserved2[4]; // AT91_REG TCB_BCR; // TC Block Control Register AT91_REG TCB_BMR; // TC Block Mode Register } AT91S_TCB, *AT91PS_TCB; // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- #define AT91C_TCB_SYNC
in „arm-elf-ld problem, undefined reference to `__gccmain'“ · µC & Digital Electronics ·
-
PDF
hitachi_hb28b128mm2.pdf
MultiMediaCard bus: • broadcast commands (bc) sent on CMD line, no response • broadcast commands with response (bcr) sent on CMD line, response (allcardssimultaneously)on CMD line • addressed (point-to-point) commands (ac) sent on CMD line, response on CMD line • addressed (point-to-point) data transfer commands
in „0x40 und 0x95 in SD/MMC-Karte“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
hitachi_hb28b128mm2.pdf
MultiMediaCard bus: • broadcast commands (bc) sent on CMD line, no response • broadcast commands with response (bcr) sent on CMD line, response (allcardssimultaneously)on CMD line • addressed (point-to-point) commands (ac) sent on CMD line, response on CMD line • addressed (point-to-point) data transfer commands
in „MMC oder SD card connector zum 8515“ · Projekte & Code ·
-
PDF
hitachi_hb28b128mm2.pdf
MultiMediaCard bus: • broadcast commands (bc) sent on CMD line, no response • broadcast commands with response (bcr) sent on CMD line, response (allcardssimultaneously)on CMD line • addressed (point-to-point) commands (ac) sent on CMD line, response on CMD line • addressed (point-to-point) data transfer commands
in „MMC/SD SPI Mode Multi Block Write“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
R32C-152_Users_Manual.pdf
000120h Group 1 Base Timer Register G1BT XXXXh 000121h 000122h Group 1 Base Timer Control Register 0 G1BCR0 0000 0000b 000123h Group 1 Base Timer Control Register 1 G1BCR1 0000 0000b 000124h Group 1 Time Measurement Prescaler Register 6 G1TPR6 00h 000125h Group 1 Time Measurement Prescaler Register 7 G1TPR7
in „Keine UART Programmierung bei R32C möglich“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
P51XAG30KFA.pdf
SPECIAL FUNCTION REGISTERS SFR BIT FUNCTIONS AND ADDRESSES RESET NAME DESCRIPTION ADDRESS MSB LSB VALUE BCR Bus configuration register 46A — — — WAITD BUSD BC2 BC1 BC0 Note 1 BTRH Bus timing register high byte 469 DW1 DW0 DWA1 DWA0 DR1 DR0 DRA1 DRA0 FF BTRL Bus timing register low byte 468 WM1 WM0 ALEW —
in „P51XAG30, Flash schreiben 80C51 Struktur“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
ioat91sam7se512.h
AT91_REG Reserved1[4]; // AT91S_TC TCB_TC2; // TC Channel 2 AT91_REG Reserved2[4]; // AT91_REG TCB_BCR; // TC Block Control Register AT91_REG TCB_BMR; // TC Block Mode Register } AT91S_TCB, *AT91PS_TCB; // -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- #define AT91C_TCB_SYNC
in „AT91SAM7SE512 Einstieg“ · Mikrocontroller und Digitale Elektronik ·