-
PDF
Heizleiterlegierungen-Handbuch-GER.pdf
Physikalische und mechanische Eigenschaften KANTHAL-Legierungen Heizleiterlegierungen APM A-1 A AF AE Max. Anwendungstemperatur im Dauer- betrieb (Elementtemp. in Luft), °C, °F 1425…2595 1400…2550 1350…2460 1300…2370 1300…2370 Richtanalyse, % Cr 22 Al 5,8 5,3 Fe Rest Dichte, g/cm lb/in3 7,10…0.256 7,15…
in „Heizelement aus Widerstandsdraht herstellen.“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
1151463626.pdf
Case Dimensions Path Core Pfe(W) Number ID OD Ht ID OD Ht Length Area 50kHz W acm ) W a ccm )4 min max max (cm) (cm) 2kG(max) 50B10-5D in 0.650 0.900 0.125 0.580 0.970 0.200 6.18 0.051 0.118 1.76 0.0897 -1D mm 16.5 22.9 3.18 14.7 24.6 5.08 0.076 0.220 0.1340 -1E 0.076 0.092 0.1340 50B11-5D in 0.500 0.625
in „Stromwandler MBS ASK31.3 50/5A Nachbau?“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
PCM_master.vhd
is generic (clock_frequency: integer:= 49152000; -- Hz : here enter main clock frequency LRCK_CNT_MAX: integer:= 64; -- LRCK_CNT_MAX represents the divider max value referring to LRCK_CNT for generation of LRCK as urgently needed by PCM5142 --spi_clock_frequency: integer:= 3125000; -- Hertz : here enter spi clock frequency length_bits : integer := 16; DIN_CNT_MAX: integer:= 64 -- for generation of -2^32-1 value (test purposes) ); port ( -- this device's ports CLK : in std_logic; -- main clock the same as SCK for PCM5142 BCK_OUT : out std_logic; LRCK_OUT : out
in „DDS mit DE0-Nano Board nur niedrige Frequenzen?“ · FPGA, VHDL & Co. ·
-
Datei
DDS.vhd
in integer:=0; DOUT : out std_logic_vector (31 downto 0); DIN_CNT_MAX: in integer:=0 ); end DDS; -------------------------------------------------- Architecture BEHAVIOUR of DDS is -------------------------------------------------- signal RESULT : signed (31 downto 0)
in „DDS mit DE0-Nano Board nur niedrige Frequenzen?“ · FPGA, VHDL & Co. ·
-
PDF
xmega_a1.pdf
200.0 mA 33.2 DC Characteristics Table 33-1. Current Consumption Symbol Parameter Condition Min. Typ. Max. Units V CC= 1.8V TBD 32 kHz, Ext. Clk V CC= 3.0V TBD V CC= 1.8V 365 1 MHz, Ext. Clk V CC= 3.0V 790 µA V CC= 1.8V 690 Active 2 MHz, Ext. Clk V CC= 3.0V 1400 2 MHz, Ext. Clk, T = 85°C V CC= 1.8V 710
in „Welchen Wert hat der Pull-up-Widerstand dieses XMega?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AD7193.pdf
min SCLK low pulse width READ OPERATION 1 0 ns min CS falling edge to DOUT/ RDY active time 60 ns max DV DD = 4.75V to 5.25V 80 ns max DV DD = 2.7V to 3.6V 23 0 ns min SCLK active edge to data valid delay 4 60 ns max DV DD = 4.75V to 5.25V 80 ns max DV DD = 2.7V to 3.6V 55, 6 10 ns min Bus relinquish time after CS inactive edge 80 ns max 6 0 ns min SCLK inactive edge to CS inactive edge 7 10 ns min SCLK inactive edge to DOUT/ RDY high WRITE OPERATION 4 8 0 ns min CS falling edge to SCLK active edge setup time 9 30 ns min Data validto
in „USB-Soundkarte zu einem Spannungslogger umbauen, wie die Eingänge schützen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Sony_M610__MBX-176_.pdf
CSIP 18 E - 40 ENCHG# 15K_F set BATT_PRS# high level=3.24V for EC CSIN 17 T 7 0402 BATT 16 2 1 A 6 69 MAX1909_IINP_HW 1 2 MAX1909_IINP 8 IINP B P MAX1909_CCV_1 1 2 MAX1909_CCV 13 9 MAX1909_CLS B PR25 PR26 MAX1909_CCI 12 CCV D CLS PR28&PR30_Set input current limit to 106.01W X 0_J 0402 1 PC34 1 0 20K_F MAX1909
in „Blitzschaden an Sony Vaio Notebook“ · PC Hard- und Software ·
-
Datei
hardware_t.cpp
Trigger_Pos_CH4-GRID_HEIGHT/2)/ScaleFactor[Selected_Voltage_CH4][GainIdx])+ADC_ZERO; break; } Signal::CalcMinMax(start,stop,1,pSignal,&min,&max); if (((oldMin<tvalue) && (max>tvalue)) || ((oldMax>tvalue) && (min<tvalue)) || (min<tvalue && max>tvalue)) { //triggervalue crossed--> enable normal-mode ctrl_reg &=
in „Wittig(welec) DSO W20xxA Open Source Firmware (Teil3)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
90s1200.pdf
ns ACPD CC Propagation Delay V CC= 4.0V 500.0 Notes: 1. “Max” means the highest value where the pin is guaranteed to be read as low. 2. “Min” means the lowest value where the pin is guaranteed to be read as high. 3. Although each I/O port can sink more than the
in „Unterschied zwischen einzelnen avr´s“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
156346062-STi7105.pdf
by:on (148.5 MHz Max) n 1, 2PLL8,1024 CLK_DISP_HD t CLOCK_OFF (148.5 MHz Max) g 1,2,PLL,1024 l Freq. o Synth CLK_DSS Div by:on o #0 (36.864 MHz) 1,2PLL 1024 CLK_656 e CLK_DAA (148.5 MHz Max) g (HD) (32.768 MHz) p CLK_GDP3
in „Motorola Vip19x0 (Big brother of Vip1710)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
tps65131.pdf
typical at an ambient temperature of 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DC-DC STAGE (V POS, VNEG) V Adjustable output voltage V + 0.5 V 15 V POS range IN VNEG Adjustable output voltage -15 -2 V range V Reference voltage I = 10 µA 1.2 1.213 1.225 V REF REF Positive
in „OLED Sammelbestellung“ · Markt ·
-
PDF
DCDC-Konverter.pdf
typical at an ambient temperature of 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT DC-DC STAGE (V POS, VNEG) V Adjustable output voltage V + 0.5 V 15 V POS range IN VNEG Adjustable output voltage -15 -2 V range V Reference voltage I = 10 µA 1.2 1.213 1.225 V REF REF Positive
in „DC-DC-Konverter Tps65131 Funktionalität“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
digitalSTROM.pdf
zwei USB-Schnittstellen und ei- 16A 230V AC LS ne RJ45-Schnittstelle, über die der dSS per 230V AC LS max. 62dSM 230V AC TCP/IP-Protokoll die Verbindung zum Inter- 16A net herstellt. 230V AC LS AB AB A B + – +– + – Netzwerkanbindungen 1 23 1 23 1 2 3 Mit einem dSS und dessen RJ45-Schnitt- 120Ω 120Ω A B
-
PDF
2021_11_09_Projektierungshandbuch_de.pdf
den Nennvolumenstrom. Folgende Richtwerte sollten dabei nicht überschritten werden: dp = 120 Pa/m max von Rohrleitungen DN 10 bis DN 65 w max = 0,7 m/s von Rohrleitungen DN 80 bis DN 125 w max = 1,2 m/s ab Rohrleitungen DN 150 w = 2,0 m/s max Subject to change and error 20/327 Version 11/2021 Abb. 0.8
-
PDF
VHF-COMM.1983.3.pdf
0.10ma. 65mS typo 130 mS Iyp. 800 mSmin. lnput capacitance at UGS = 0 V 12pF typ 22 pF typo 2tOpF max. Output capacitance Cos, at UGS = 0 V IIpF typ 21pF typ, 175pF max . Feedback capacnance C,ssat UGS = 0 V is pF typo 3pF Iyp. 25 pF max. 6.BdB Iyp Noise figure at0.05 '0rna, 6BdB lyP 4.0dBtyp Transistorimpedance
-
PDF
grundig32zollLedTV.pdf
VCC3V3_FES C725 C726 C737 C736 DSQIN/EXTM L709 150mA max 100nF 100nF 10NF 0R 15.4K VCC3V3_FE TP88 VCC3V3_FES 10uF35V R715 8 9 220nF50V 6 SCL BYP 10 4.7K L714 7 u 7 n R706 7 SDA C727 NC C 1 C 1 12 I2CM_SDA 5 ADDR N D C742 I2CM_SCL 8 ISEL P G N SAT1 10UF 7
in „Reparaturbericht LED-TV Grundig 32 VLE 5620 BN Ton gut, aber kein Bild“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Attiny24a-44a-84a.pdf
. There are two cases that give a transition without Compare Match. • OCR0A changes its value from MAX, like in Figure 11-7 on page 76. When the OCR0A value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must
in „Kann jemand über meine Inialisierung drüberfliegen?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
TMC5072_datasheet.pdf
and DIR interface timing AC-Characteristics clock period is tCLK Parameter Symbol Conditions Min Typ Max Unit step frequency (at maximum STEP dedge=0 ½ f CLK microstep resolution) dedge=1 ¼ f CLK fullstep frequency f f /512 FS CLK STEP input low time *) tSL max(FILTSD ns tCLK0) STEP input high time *)
in „TMC5072 SPI Ansteuerung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
01_Sicherungsautomaten.pdf
DC Schiffsklassifikationen S 200 S 200 P S 220 S 800 S700 S 400 M GL LRS S 280UC (GL) BV DNV 6 000 max. max. max. 25000 6 000 Bemessungsschalt- vermögen IcnA 10 000 25 000 10 000 50000 10 000 (230/400 V AC) In/A m 63 0,5 … 63 m 32 m 125 m 100 m 63 ➀ als selektiver Gruppen- oder Vorautomat 1/66 System
in „Kurzschlussstrom“ · Offtopic ·
-
PDF
88E1111_DS.pdf
#ns m L Rf_CLLL co DA S V 1zzV. Instantaneous change during internal mIH_NMII (Min.) andvVIL_GMII (Max.)T operation. A u3Figure 47: GMII Receive Timing Se R a M 7v MA l DE * TP_GMII_RX_CLK rveU N d TH_GMIITL_GMII_RX_CaK L, 8 RX_CLK *M I OH_GMII (Min.) e TF_GMII_RX_CLK geTRNGMII_RX_CLKMII (Max.) u RXD
-
Datei
ip_arp_udp_tcp.c
; enc28j60PacketSend(UDP_HEADER_LEN+IP_HEADER_LEN+ETH_HEADER_LEN+datalen,buf); } // you can send a max of 220 bytes of data because we use only one // byte for the data but udp messages are normally small. void make_udp_reply_from_request(uint8_t *buf,char *data,uint8_t datalen,uint16_t port) { uint8
in „[AVR] HTTP-Client Antwort auslesen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
HBD855-D_Thyristor_Theory.pdf
–a max) c (1–max ) e–a max L 5.2 dV I 0 when I 0 dt 0 C 1 I p tan CE w0 APPENDIX D 5.3 tPK w dI 0 SNUBBER DISCHARGE DERIVATIONS dt 5.4 V E E2 I PK w 2C2 OVERDAMPED 0 V VC S –at 5.5 dV PK 1.0 i w L a sinh (
in „Ansteuerschaltung Thyristor und Triac“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
LG4573A_DS_V1.1.5__1_.pdf
capacitor to each capacitor connection pin. Set the following voltages within the limits: DDVDH = max 6V, VCL = min -3V, VGH = max 18V, VGL = min -18V. 3. BT[2:0]=3’h4 mode is not recommended in auto power generation mode. If this mode is needed, manual power setting should be used. VBS[2:0] – Sets
-
PDF
Datenblatt_Epson_S1D15G10_vom_Display_Controller.pdf
EPSON 43 S1D15G10D08B000 Table 11.2 Item Symbol Condition Standard value Unit Applicable Min. Typ. Max. pin Input voltage to primary VDD2 –– 2.6 –– 3.6 V V DD i booster circuit r Output voltage from VOUT Double boosting, 5.2 –– 7.2 V VOUT c primary booster circuit no load l p Primary booster circuit
in „The Siemens S65 132x176, 65536 color display with AVR“ · Projekte & Code ·
-
PDF
S1D15G10.pdf
EPSON 43 S1D15G10D08B000 Table 11.2 Item Symbol Condition Standard value Unit Applicable Min. Typ. Max. pin Input voltage to primary VDD2 –– 2.6 –– 3.6 V V DD i booster circuit r Output voltage from VOUT Double boosting, 5.2 –– 7.2 V VOUT c primary booster circuit no load l p Primary booster circuit
-
PDF
atmega8China.pdf
，因此其时钟 clk T0可以表示为时钟使能信号，如下图所示。图中还说明了 中断标志设置的时间。Figure 28 给出了基本的 T/C 工作时序，以及接近 MAX 时的记数 序列。 Figure 28. T/C 时序图，无预分频器 clI/O clk Tn (clI/O1) TCNTn MAX - 1 MAX BOTTOM BOTTOM + 1 TOVn Figure 29 所示为相同的计时数据，但有预分频。 Figure 29. T/C 时序图，预分频器为 f clk_I/O clI/O clkTn (clk /8) I/O TCNTn MAX - 1
in „Buch AVR von Günter Schmitt durcharbeiten“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
OTM3225A.pdf
, IOVCC=1.65~3.30V Table 13-7 Item Symbol Unit Min. Typ. Max. VSYNC/HSYNC Setup time tSYNCS clock 0 - 1 ENABLE Setup time tENS ns 10 - - ENABLE Hold time tENH ns 20 - - DOTCLK low-level pulse width PWDL ns 40 - - DOTCLK high-level pulse width PWDH ns 40 - - DOTCLK
in „[V]erkaufe TFT 2.8" und TFT 2.4" mit adapter PCB“ · Markt ·
-
PDF
Datenblatt_THS4531.pdf
input and output referenced to mid-supply, unless otherwise noted. TEST PARAMETER CONDITIONS MIN TYP MAX UNITS LEVEL (1) AC PERFORMANCE V OUT= 100 mV PPG = 1 34 V = 100 mV G = 2 16 Small-signal bandwidth OUT PP, MHz V OUT= 100 mV PPG = 5 6 V OUT= 100 mV PPG = 10 2.7 Gain-bandwidth product V = 100 mV ,
in „Symmetrischer Filter, FilterPro, THS4531“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
ads122c04.pdf
Equation 24 and Equation 25) occurs on AIN1 at the highest measurement temperature (850°C). VAIN1 (MAX) VREF+ (IIDAC1 IIDAC2 · LEAD3+ IIDAC1· (LEAD1+ R RTD (at 850°C) (24) VAIN1 (MAX) 1.65 V + 1 mA · 15 Ω + 500 µA · (15 Ω + 391 Ω) = 1.868 V (25) V AIN1 (MAX)eets the requirement given by Equation 7 and
in „ads122C04 ADC 24Bit“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MCP6562.pdf
TA= +25°C, VIN = VDD/2, IN- =SS, R = 10 kΩ to V /2 (see Figure 1-1). L DD Parameters Symbol Min Typ Max Units Conditions Power Supply Supply Voltage VDD 1.8 — 5.5 V Quiescent Current per comparator Q 60 100 130 µA IOUT = 0 Power Supply Rejection Ratio PSRR 63 70 — dB V CM = SS Input Input Offset Voltage
in „Schmitttrigger mit MCP6562 unklare Abweichung“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
ATtiny261A_Complete.pdf
Mode of Operation TOP Update of OCRx at TOV Flag Set on 0 0 0 0 Normal, 8-bit Mode 0xFF Immediate MAX (0xFF) 1 0 0 1 CTC Mode, 8-bit OCR0A Immediate MAX (0xFF) 2 0 1 X Normal, 16-bit Mode 0xFFFF Immediate MAX (0xFFFF) 3 1 0 X Input Capture Mode, 8-bit 0xFF Immediate MAX (0xFF) 4 1 1 X Input Capture
in „USI Interface als SPI Schnittstelle beim ATtiny261A“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
onkyo_tx_nr_616_service_manual.pdf.pdf
+DC Protect 4-22 FR -DC -Max Y/L/L/L/L Max(Max) F/CS/SB *1,*2 -DC Protect 4-23 C +DC +Max Y/L/L/L/L Max(Max) F/CS/SB *1,*2 +DC Protect 4-24 SL -DC -Max Y/L/L/L/L Max(Max) F/CS/SB *1,*2 -DC Protect 4-25 SR +DC +Max Y/L/L/L/L Max(Max) F/CS/SB *1,*2 +DC Protect 4-26 SBL -DC -Max Y/L/L/L/L Max(Max) F/CS/SB *1,*2 -DC Protect 4-27 SBR +DC +Max Y/L/L/L/L Max(Max) F/CS/SB *1,*2 +DC Protect 4-28 FL -DC -Max Y/L/L/L/L Max(Max) F/CS/SB *
in „Onkyo verstärker“ · Analoge Elektronik und Schaltungstechnik ·
-
Datei
hoymiles-scan.txt
␃�␂␄␌␌��l��$ ␂��n�␏l-- Hoymiles test -- Radio 1: SPI Speedz = 10 Mhz STATUS = 0x0e RX_DR=0 TX_DS=0 MAX_RT=0 RX_P_NO=7 TX_FULL=0 RX_ADDR_P0-1 = 0xdeadbeef01 0x2888817201 RX_ADDR_P2-5 = 0xc3 0xc4 0xc5 0xc6 TX_ADDR = 0xdeadbeef01 RX_PW_P0-6 = 0x20 0x20 0x20 0x20 0x20 0x20 EN_AA = 0x00 EN_RXADDR = 0x02 RF_CH
in „Wechselrichter Hoymiles HM-xxxx 2,4 GhZ Nordic Protokoll?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
plaques-vitro.pdf
- 9 Cooking sensor programs min-med-max) Residual heat indicator H/h 9 Frying sensor programs Residual heat indicator H/h Power management Power management Child lock Child lock Key lock Key lock r630005d - 16.10.2008 – Dieter Helmich Page
in „induktionsofen Kurzschluss da Sicherungen fliegen“ · Haus & Smart Home ·
-
PDF
Induktionsherde_Serviceanleitung.pdf
- 9 Cooking sensor programs min-med-max) Residual heat indicator H/h 9 Frying sensor programs Residual heat indicator H/h Power management Power management Child lock Child lock Key lock Key lock r630005d - 16.10.2008 – Dieter Helmich Page
in „Induktionskochfeld Bauknecht defekt?“ · Haus & Smart Home ·
-
PDF
Induktionsherde_Serviceanleitung.pdf
- 9 Cooking sensor programs min-med-max) Residual heat indicator H/h 9 Frying sensor programs Residual heat indicator H/h Power management Power management Child lock Child lock Key lock Key lock r630005d - 16.10.2008 – Dieter Helmich Page
in „Bosch Induktionsherd geht nicht mehr“ · Haus & Smart Home ·
-
PDF
Induktionsherde_Serviceanleitung.pdf
- 9 Cooking sensor programs min-med-max) Residual heat indicator H/h 9 Frying sensor programs Residual heat indicator H/h Power management Power management Child lock Child lock Key lock Key lock r630005d - 16.10.2008 – Dieter Helmich Page
in „Serviceanleitung Induktionsherde Bosch, Siemens, Neff u.a“ · Haus & Smart Home ·
-
PDF
1TR110-1_Ausgabe_08-2007_V110.pdf
1 bis LP 10). Die Rufnummern-Einträge (keine Steuerzeichen) dürfen eine Länge von mindestens 1 bis max. 20 Ziffern haben. Mindestens eine Ziffer ist erforderlich, um eine Sperre zu verhindern. Es können auch Rufnummernbereiche definiert werden (z.B.: „0180“; Beginn linksbündig). Die Plausibilität der
in „PC und Telefonie“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
252039.pdf
coordinates exceed the maximum pattern size, the repeat, cramp or border color option is selected. S (max. ±8192) ) 9 8 max. 4096 pixels . a ( T Origin e p Texture 6 pattern 0 x a m 8.1.3 Frame buffer For drawing, the following area must be assigned to the Graphics Memory. The frame size (count of pixels
in „LCD Display / Controller eines Schweißgerätes prüfen“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
hardware_t.cpp
Buffer_UI2Plane); Display::DRAWSTATUS(Active_Menu, 1); } switch(MenuStatus[0][2]) { case 74 : Average_Max = 1; break; case 75 : Average_Max = 2; break; case 76 : Average_Max = 4; break; case 77 : Average_Max = 8; break; case 78 : Average_Max = 16; break; case 79 : Average_Max = 32; break; case 80 : Average_Max = 64; break; case 81 : Average_Max = 128; break; case 82 : Average_Max = 256; break; case 83 : Average_Max = 512; break; case 84 : Average_Max = 1024; break; case 85 : Average_Max = 2048; break; case 86 : Average_Max = 4096; break; case
in „Wittig(welec) DSO W20xxA Open Source Firmware“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Schaltungskonzepte_zum_Betrieb_von_Leuchtdioden_fuer_die_Allgemeinbeleuchtung.pdf
Schranke von 5.4 kHz. Für eine zeitlich periodisch sich ändernde Leuchtdichte mit einem Maximalwert 𝐿 v,max und einem Minimalwert 𝐿 v,minist die Modulation [68] 𝐿 − 𝐿 𝑀 = v,max v,min (2.1) 𝐿 v,max+ 𝐿v,min einegebräuchlicheKenngröße,derenWertmaßgebendfürdieWahrnehmbarkeitvonFli- ckerist. Erliegt zwischen
in „PFC? Wozu diese Ladekondensatorschaltung im Schaltnetzteil?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
GD32F3x0_RM_v1.0.pdf
3:2 OSPD1[1:0] Pin 1 output max speed bits These bits are set and cleared by software. Refer to OSPD0[1:0] description 1:0 OSPD0[1:0] Pin 0 output max speed bits These bits are set and cleared by software. x0: Output max speed 2M (reset value) 01: Output max speed 10M 11: Output max speed 50M 7.4.4. Port pull-up/down register (GPIOx_PUD, x=A..D,F) Address offset: 0x0C Reset value: 0x2400 0000 for port A; 0x0000 0000 for others. This register can be accessed
in „"NUCLEO"-Borads von GigaDevice“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GD32F3x0_RM_v1.0.pdf
3:2 OSPD1[1:0] Pin 1 output max speed bits These bits are set and cleared by software. Refer to OSPD0[1:0] description 1:0 OSPD0[1:0] Pin 0 output max speed bits These bits are set and cleared by software. x0: Output max speed 2M (reset value) 01: Output max speed 10M 11: Output max speed 50M 7.4.4. Port pull-up/down register (GPIOx_PUD, x=A..D,F) Address offset: 0x0C Reset value: 0x2400 0000 for port A; 0x0000 0000 for others. This register can be accessed
in „"NUCLEO"-Borads von GigaDevice“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATMEGA8_DATENBLATT.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
A300_ATMEGA8xxx.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51
in „atMega8-16 Au beschreiben“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ATmega8.pdf
contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value. 70 ATmega8(L) 2486Z–AVR–02/11 ATmega8(L) Figure 28. Timer/Counter Timing Diagram, No Prescaling clkI/O clkTn (clI/O1) TCNTn MAX - 1 MAX BOTTOM BOTTOM + 1 TOVn Figure 29 shows the same timing
in „Mikrocontroller und 15'' TFT LCD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
db_atmega8.pdf
to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51
in „ADC-Input und Auswahlverfahren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
70622B.pdf
bits These bits indicate payload packet length. If Pkt_format = 0, payload length. If Pkt_format = 1, max length in RX, not used in TX. PLDPLEN<6:0> = 000000 (default) 2.20.2 NODE ADDRESS SET REGISTER DETAILS REGISTER 2-30: NADDSREG: NODE ADDRESS SET REGISTER (ADDRESS:0x1D) (POR:0x00) R/W-0 R/W-0 R/W-0
-
PDF
70622B.pdf
bits These bits indicate payload packet length. If Pkt_format = 0, payload length. If Pkt_format = 1, max length in RX, not used in TX. PLDPLEN<6:0> = 000000 (default) 2.20.2 NODE ADDRESS SET REGISTER DETAILS REGISTER 2-30: NADDSREG: NODE ADDRESS SET REGISTER (ADDRESS:0x1D) (POR:0x00) R/W-0 R/W-0 R/W-0
in „Wie genau funktioniert die drahtlose Kommunikation?“ · HF, Funk und Felder ·
-
PDF
ili9328.pdf
4.5V ~ 6.0V VGH 10V ~ 20V 6 Liquid Crystal Drive VGL -5V ~ -15V Voltages VCL -2.0V ~ -3.0V VGH - VGL Max. 32V Vci - VCL Max. 6.0V DDVDH Vci1 x2 VGH Vci1 x4, x5, x6 7 Internal Step-up Circuits VGL Vci1 x-3, x-4, x-5 VCL Vci1 x-1 The information contained herein is the exclusive property of ILI Technology
in „VW-Werbebeilage mit Display (vidipri)“ · Mikrocontroller und Digitale Elektronik ·