-
PDF
AES-S6MB-LX9-G_SCH_RevC.PDF
M3DQ5 PIU40H1 FPGA_LPDDR_DQ5 FPGA_LPD R_A3 FPGA_LPDDR_A3 IO_L42p_3_GCLK25_TRDY2_M3UDM P I U 4 0 K 4PGA_LPDDR_UDM FPGA_LPD R_A4 FPGA_LPDDR_A4 IO_L42n_3_GCLK24_M3LDM P I U 4 0 K 3PGA_LPDDR_LDM FPGA_LPD R_A5 FPGA_LPDDR_A5 IO_L43p_3_GCLK23_M3RASN P I U 4 0 L 5PGA_LPDDR_RAS# FPGA_LPD R_A6 FPGA_LPDDR_A6 P
in „Pulse Generator nicht genau genug, brauche Hilfe“ · FPGA, VHDL & Co. ·
-
PDF
Samsung_SGH-P510_service_manual.pdf
Abnormal charging part No Check the pin 17 Check the TA oaround 5Vs Yes No Check the pin 6 Check the U204 of U204 is "LOW" Yes No Check the pin Check the pin 3 3 of U205 is of U204 is short to "LOW" ground Yes Yes END Check the connections of 4 terminals in battery 2-5 SAMSUNG Proprietary-Contents may change
in „OLED Disp aus SGH-P510 Telefon“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
WM8978.pdf
input PGA 1=RIN connected to right channel input PGA amplifier negative terminal. 6 R2_2INPPGA 0 Connect R2 pin to right channel input PGA positive terminal. 0=R2 not connected to input PGA 1=R2 connected to
in „GSM + GPS Modul von Pollin“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Orion_Rev_3.0__1_.pdf
1 1UF 1 1UF 1 C230 C210 + C222 3 + C223 C225 1 C211 100NF 1UF 1UF 50v 50v 10uF 100NF 100NF NFM41PC204F1H3L 2 2 2 25v 2 LD49300PT12R 2 2 16v 2 50v L39 L44 2 1 3 1 2 3P3VA_LT2208_2 MMZ2012R601A 2 NFM41PC204F1H3L L37 1 3 3V3 NFM41PC204F1H3L 2 L36 1 3 3P3VD 2 NFM41PC204F1H3L MMZ2012R601A L40 L22 0E R87 1 3 1 1 2 2 C161 AVDDH 100NF 1 1 2 C159 C156 10NF 100NF 2 2 C NFM41PC204F1H3L C L35 1 1 3 R148 D25 3P3VA MMZ2012R601A 4K7 2 L21 GREEN LED 0E R77 U27 2 1 2 DVDDH 0E R131 2 VIN VOUT 4 2P5VA NFM41PC204F1H3L 1 1 D 1 1 L31 L45 +5VBUS 5 N EN C160 C158 C204 1 C205 C246 VBIAS G
in „Suche Firma die für Privat BGA FPGA reballing macht“ · Markt ·
-
PDF
eGC.pdf
Users\..\FPGA_SDRAM.SchDoDrawn By: 1 2 3 4 5 6 7 8 1 2 3 4 A A FPGA_CONF_D[0..7] IC5C5C IC2G2G PIIC50H6PGA_CONF_D0 FPGA_CONF_D0 PIIC20P10 D0 PIIC50H5PGA_CONF_D1 FPGA_CONF_D1 PIIC20N12L3P_D0_DIN_MISO_MISO1_2 D1 PIIC50E5PGA_CONF_D2 FPGA_CONF_D2 PIIC20P12L12P_D1_MISO2_2 D2 PIIC50D5PGA_CONF_D3 FPGA_CONF_D3 PIIC20N5
in „[Suche] Interessierte(n) an Projekt (ARM/FPGA)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
eGC.pdf
FPGA_CONF_D3 PIIC20IO_L49P_D3_2 D4 PIIC60C5PGA_CONF_D4 FPGA_CONF_D4 PIIC20IO_L49N_D4_2 D5 PIIC60B5PGA_CONF_D5 FPGA_CONF_D5 PIIC20IO_L62P_D5_2 D6 PIIC60A5PGA_CONF_D6 FPGA_CONF_D6 PIIC20IO_L62N_D6_2 D7 PIIC60A6PGA_CONF_D7 FPGA_CONF_D7 PIIC20IO_L48P_D7
in „[Suche] Interessierte(n) an Projekt (ARM/FPGA)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DMX_volume_control.pdf
(1) P0C201 P0C202 Q PB5 (MOSI) B 2 P (ADC4) PA4 P MISO 8 P0V108 P B P0V1038 38 Ten (2) +5VDIG 4 P0V204 P0V20133 X1 33p SCK 9 P0V109ISO) P (ADC5) PA5 P0V1037 37 Ten (4) VD+ VA- -5VANA VIN_L Q1 PB7 (SCK) (ADC6) PA6 P0X1088 C3 0 12Mhz RESET 10 P0V1010 P0V1036 36 Ten (8) DGND 5 P0V205 P0V20112 VOUT_L P0X107
in „PGA2310/CS3310 mit Bascom via SPI?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DMX-vol.pdf
(1) P0C201 P0C202 Q PB5 (MOSI) B 2 P (ADC4) PA4 P MISO 8 P0V108 P B P0V1038 38 Ten (2) +5VDIG 4 P0V204 P0V20133 X1 33p SCK 9 P0V109ISO) P (ADC5) PA5 P0V1037 37 Ten (4) VD+ VA- -5VANA VIN_L Q1 PB7 (SCK) (ADC6) PA6 P0X1088 C3 0 12Mhz RESET 10 P0V1010 P0V1036 36 Ten (8) DGND 5 P0V205 P0V20112 VOUT_L P0X107
in „Digipoti fernsteuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ADE7953.pdf
60° ACTIVE ENERGY MEASUREMENT Active Energy Measurement Error 0.1 % Over a dynamic range of 3000:1,PGA = 1, (Current Channel A) PGA = 22,integrator off Active Energy Measurement Error 0.1 % Over a dynamic range of 1000:1,PGA = 1, (Current Channel B) PGA = 16,integrator off AC Power Supply Rejection VDD
in „Leistungsfaktor durch Analog Device neu definiert?“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
AD5933.pdf
signal range, current-to-voltage gain resistor, and based on a two-point gain factor calculation. PGA gain. 101.5 CURRENT-TO-VOLT AGE VDD = 3.3V GAIN SETTING RESISTOR CALIBRATION FREQUENCY = 60kHz 101.0 TA= 25°C RFB MEASURED CALIBRATION IMPEDANCE = 100kΩ ZUNKNOWN )100.5 VOUT ( VIN ADC 2 E PGA LPF 2
in „Spannungsmessung bei der Impedanzspektroskopie“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Atmel-M90E32AS-ApplicationNote.pdf
~ Bit0 Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit8 - PGA_GAIN (V3) PGA_GAIN (V2) PGA_GAIN (V1) 34H MMode1 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 - PGA_GAIN (I3) PGA_GAIN (I2) PGA_GAIN (I1) PGA_GAIN (V1~V3, I1~I4): analog PGA gain for seven ADC channels 00: 1X (default) 01: 2X 10: 4X 11: N/A Application note: Configuration principle of PGA gain 1.Ensure that the ADC channel analog input signal should be within the dynamic range of 0~720mVrms 2.Configure PGA gain to be the maximum value within the whole dynamic range 4.2.5 Offset Calibration
in „Wahl eines passenden Mikrocontrollers zur Ansteuerung des M90E32AS Energy Metering IC“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MS-17631_2.0.pdf
2013 Sheet 5 of 42 ▯ A B C D Haswell Processor (Power) Haswell Processor (Gnd) +VCC_CORE Haswell rPGA EDS U46E 95A AA28 VCC 4 AA34 VCC RSVD K27 U46F Haswell rPGA EDS U46G Haswell rPGA EDS 4 AA32 VCC RSVD T27 AB29 VCC RSVD V27 A13 VSS VSS AK54 B44 VSS VSS K20 AB27 VCC +1_35VDIMM A19 VSS VSS AL10 C1 VSS
in „In Circuit Programmierer für 8-pin 150mil SOIC PM25LD512“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
devlist.txt
-Adapter P6: 68 pin PLCC packaged device; P68-Adapter P8: 84 pin PLCC packaged device; P84-Adapter PGA: PGA packaged device; PGA-Adapter HSP: HSP Adapter '*' indicates the Auto-Identify is available. '+' indicates the adapter require the special daughter board. '$' indicates FX/TX only. Version 2.70
in „PROM lesen /schreiben / Programmiergerät“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DMX_Volume_Control.pdf
P0V208 P0V209 9 DGND PD1 (TXD) PC5 P0V1029 /MUTE VIN_R P0X1011 17 PD2 (INT0) PC4 9 Hundred (1) (1) ) ) PGA2311 8 HEADER ) B A ) MUTE_TASTE0TAST 1 1 1 1 7 0 1 T C C P D C P I O O I C ) P ) DGND X3 8 ( 1 ( 2 1 2 2 L 6 A C 0 3 1 5 1 0 0 C C D 0 C D 2 3 C +24V +5VDIG 0 D P D P 0 V O 3 C 4 V S S C C P0X301 1
in „Frage zu PGA2311 und SPI“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
eGC.pdf
FPGA_CONF_D3 PIIC20IO_L49P_D3_2 D4 PIIC60C5PGA_CONF_D4 FPGA_CONF_D4 PIIC20IO_L49N_D4_2 D5 PIIC60B5PGA_CONF_D5 FPGA_CONF_D5 PIIC20IO_L62P_D5_2 D6 PIIC60A5PGA_CONF_D6 FPGA_CONF_D6 PIIC20IO_L62N_D6_2 D7 PIIC60A6PGA_CONF_D7 FPGA_CONF_D7 PIIC20IO_L48P_D7
in „[Suche] Interessierte(n) an Projekt (ARM/FPGA)“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
GM47_Integrators_Manual_R1C.pdf
20 Set <AnalogRing> 255 Save current profile to non-volatile storage at current profile number <TxPGA>, Description <RxPGA> 0 -5dB PGA gain 1 -2.5dB PGA gain 2 0dB PGA gain 3 2.5dB PGA gain 131 LZT 123 7263 R1C GM47/GM48 INTEGRATOR’S MANUAL <TxPGA>, Description <RxPGA> 4 5dB PGA gain 5 7.5dB PGA gain 6 –7.5dB PGA gain 7 –10dB PGA gain <SideToneGain> Description 0 10dB 1 13dB 2 16dB 3 19dB 4 22dB 5 25dB <AuxInputGain> Description 0 MUTE 1 13dB 2 34dB 3 46dB <MicInputGain> Description 0 MUTE 1 13dB 2 25dB 3 34dB
in „GM47 GSM Spannungsversorgung aus LiIo-Akku“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Confidential_Programming_guide_FD6818.pdf
.1.0.0 Machine Translated by Google Launch block diagram Block diagram description: (1) MIC channel PGA analog gain Register Address(HEX) Description mic_pga_gain[4:0] REG_18H[15:11] Value Gain MIC_Sens(mV) 00000 = not valid 00001 = 4.6250 ~26.2 00010 = 6.1250 ~19.8 00011 = 10.6250 ~11.4 00100 = 9.1250
in „Firmware entschlüsseln, Updateprogramm als Hilfe?“ · Softwareentwicklung ·
-
PDF
BBK-29LEM-5093T2C_MSD308C-1.pdf
AVDD25_LAN GND R193 SB3.6V +3.3V R10 AVDD_MOD GND K10 10K Normal Power 3.3V GND L10 SB3.6V AVDD25_PGA AA9 AVDD25_DPGA GND M10 SW_3.3V +3_3V_DVI N10 SW_3.3V PGA_VCOM W9 GND AVSS_PGA GND D11 12V_SW AGND SB3.3V R5 AVDD_DMPLL GND E11 D101 P6 F11 P7 AVDD3P3_DVI_USB GND G11 U31 1 2 AVDD3P3_DVI_USB GND 9 0
in „Datenblatt zu MSH9010-lf gesucht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LC4104C.pdf
Diagram Specifications The following electrical characteristics apply when sealed in a Sanyo standard PGA-208 package. Absolute Maximum Ratings at V = 0 V SS Parameter Symbol Conditions min typ max Unit Maximum supply voltage VDDmax –0.3 7 V Maximum supply voltage VDDH max –0.3 40 V Maximum supply voltage
in „Display von Pollin - Datenblatt - Ansteuerung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
device_list_hilo_all03_v9-12.pdf
CAT33C104(x16) CAT33C104(x8) CAT33C108/I(x16) CAT33C108/I(x8) CAT33C116/I(x16) CAT33C116/I(x8) CAT33C204(x16) CAT33C204(x8) CAT35C102(x16) CAT35C102(x8) CAT35C104/H/I(x16) CAT35C104/H/I(x8) CAT35C108/I(x16) CAT35C108/I(x8) CAT35C116/I(x16) CAT35C116/I(x8) CAT35C202/H/I(x16) CAT35C202/H/I(x8) CAT35C204/H/I(x16) CAT35C204/H/I(x8) CAT59C11/A/H/I(x16) CAT59C11/A/H/I(x8) CAT64LC10/I CAT64LC20/I CAT64LC40/I CAT93C46/I(x16) CAT93C46/I(x8) CAT93C46A/AI CAT93C56/I(x16) CAT93C56/I(x8) CAT93C66/I(x16) CAT93LC56/I(x16) CAT93LC56
in „PROM programmieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
ad7706.pdf
SYSTEM CALIBRATION Positive Full-Scale Calibration Limit (1.05 VREF)/GAIN V max GAIN Is the Selected PGA Gain (1 to 128) 14 Negative Full-Scale Cal14ration Limit –(1.05 VREF)/GAIN V max GAIN Is the Selected PGA Gain (1 to 128) Offset Calibration Limit –(1.05 VREF)/GAIN V max GAIN Is the Selected PGA Gain (1 to 128) Input Span 15 (0.8 V REF)/GAIN V min GAIN Is the Selected PGA Gain (1 to 128) (2.1 V )/GAIN V max GAIN Is the Selected PGA Gain (1 to 128) REF POWER REQUIREMENTS VDD Voltage +2.7 to +3.3 V min to V max For Specified Performance Power Supply Currents 16 Digital
in „ADC7706 - Kommunikationsproblem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
arm.pdf
2000R/0.15A 0 150 mA max. LM1117DT-ADJ 0.8A max. 3 4 B VCC PILPIL301 PIR4PIR402 AVCC VCC PIVIN3 OUTIN204 1V25 B R2 D P2 COR A COR6 2 COC7 2 100 2.5V analog reference voltage 11 1k * 100n COR7 R1 4 mA max. 1 OC P1 1 I1 COC9 0 VREF 0 OC1 I2 COC1 10u 100u 1 10u 100n 2 I2 2 I0 P2 2 COV5 N1 LM4040AIM3-2.100n
in „ARM Board Layout“ · Platinen ·
-
PDF
Acer_Aspire_5742G_Compal_LA-5893P_Rev0.1_Schematic.pdf
Fan Control page 41 page 12 1 1 PEG(DIS) 100MHz PCI-E 2.0x16 5GT/s PER LANE Intel Memory BUS(DDRIII) 204pin DDRIII-SO-DIMM X2 133MHz Dual Channel NV N11P-GV2H BANK 0, 1, 2, 3 page 10,11 Arrandale (UMA/DIS) 1.5V DDRIII 800/1066 page 22,23,24,25,26,27 Processor LVDS(DIS) rPGA988A HDMI(DIS) page 4,5,6,7,8,9
in „Laptop Akkus ausbauen und mit Netzteil betreiben“ · PC Hard- und Software ·
-
PDF
XC4000.pdf
346 Frames 310 374 428 438 502 572 644 716 788 932 1,076 1,220 Program Data 31,628 45,636 53,936 62,204 81,332 94,960 119,792 147,504 178,096 247,920 329,264 422,128 PROM size (bits) 31,668 45,676 53,976 62,244 81,372 95,000 119,832 147,544 178,136 247,960 329,304 422,168 XC4000, 4000H: Bits per Frame
in „Xilinx XC4006“ · FPGA, VHDL & Co. ·
-
PDF
vestel_17mb95m_r2-1_sch.pdf
TP135 PB_IN R602 33R AA6 BIN2P TGPIO1/GPIO74 AD2 1 4k7 2 3V3_VCC USB_WIFI_DP 9 10 Y_IN 470R R523 C204 16V AA5 SOGIN2 TGPIO2/GPIO75 AC6 TUNER_SCL S26 N P N P B N P TP134 1 R888 AB8 HSYNC2 TGPIO3/GPIO76 AE5 USB2_DN USB_HUB_DN _ _ _ _ U _ _ 1n TUNER_SDA S23 B B F F 3 B B C327 1 1 USB_WIFI_DP USB_HUB_DP
in „Vestel TV Board 17MB95M zwei SMD Bauteile finden“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Hantek_Tekway_Voltcraft_DSO_hw1007.pdf
PIR0241 1 PITp50301 +5F2C2 +5F2C2 PIR02_32033 see table RX2_404 Tp202 U4 AD8510 Test Point 2k PIRX204PIRX20402 POSSelf Cal Signal CH2 1 PITp20201 PIU020103 6 GND 31 see table Test Point PIU020102 PIU020106 -5A CO02_15 GND POOF SET3-CH2 PIR02_20 PI10uF121 GND PIC0201502 PIC0201501 PIC0217 PI1uF1881 U7
in „TEKWAY DST1xx2B Oszilloskop“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
lt32a1.pdf
CRYSTAL 1U 10V 100uF 10V 100nF 10V 4.7UF 10V R255 NC/820K 1/10W 5% 3 8 USB 2.0 U310 6 OUT4 D DIN4 5 FB204 X202 7 OUT3 N NIN3 4 AV125 120R/500mA OXTALI 1 2 OXTALO G G 6 NEAR IC USB_DP R237 0R05 1/16W USB_P 9 2 USB_P CN201 1 2 AVDD12_PLL 54M 10P USB_DM R238 0R05 1/16W USB_M10 OUT2 IN2 1 4 4 O L201 OUT1 IN1
in „Philips LCD TV kein Bild aber Ton [46PFL7655K/02]“ · Haus & Smart Home ·
-
PDF
bluenrg-2.pdf
diagram of the ADC. DS12166 - Rev 5 page 21/175 BlueNRG-2 ADC Figure 10. ADC block diagram ADC1 pin PGA M U M X InP U ADC_DATA X DOWNSAMPLE Vbias CONV_DATA ADC & InN ADC_CLK M FILTERS ADC2 pin U PGA M X U VBATSENS X TEMP CLK MIC_SEL CHSEL IO1x IO2x CLK to externaPDM signal from microphone external microphone
in „DC/DC-Wandler im ST BlueNRG-2 - Wofür?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PSpice_LibraryguideOrCAD.pdf
1811PL_3D3 K1811PL_3D3 MAGNETIC.OLB Magnetic Core 1811PL_3E2A K1811PL_3E2A MAGNETIC.OLB Magnetic Core 204T250_3C8 K204T250_3C8 MAGNETIC.OLB Magnetic Core 204T250_3E2A K204T250_3E2A MAGNETIC.OLB Magnetic Core 2213PL_3B7 K2213PL_3B7 MAGNETIC.OLB Magnetic Core 2213PL_3B9 K2213PL_3B9 MAGNETIC.OLB Magnetic Core
in „pSpice - Bauteil hinzufügen.“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
kicad_8450_dcm_liste_neu_v3.pdf
USB3300-EZK Hi-Speed USB Host, Device or OTG PHY with ULPI Interface microchip_dspic33dsc DSPIC33FJ128GP204 40MIPS, 128k Flash, 8k SRAM DSPIC33FJ128GP804 40MIPS, 128k Flash, 16k SRAM, ECAN, Audio DAC DSPIC33FJ128MC204 40MIPS, 128k Flash, 8k SRAM DSPIC33FJ128MC804 40MIPS, 128k Flash, 16k SRAM, ECAN, 16-bit
in „KiCAD Eeschema, Bibliotheksdokumentation *.dcm als PDF-Datei“ · Platinen ·
-
PDF
DometicColdMachine50-54-55-84-85-86-94-95-96-CS-NC15_IOM_4445100001_EMEA16_20xx-xx-xx.book.pdf
faghandel for at fåde pågældende 198 DA • genstartspændingen overskrides ogkabeltværsnittet 2 Nedlukning pga.ventilatoroverspænding Kontrollér ventilatorspændingen for kondensatoren og fordamperen: samlet målværdi <0,5A 3 Opstartsfejl ikompressoren Sænk belastningen af kølesystemet: • Kontrollér,at der er god ventilation omkringkøleaggregatet • Opbevar allerede nedkøledevarer 4 Nedlukning pga.kompressoroverbelast- Sænk belastningen af kølesystemet: ning • Kontrollér,at der er god ventilation omkringkøleaggregatet • Opbevar allerede nedkøledevarer 5 Nedlukning pga.elektronisk sikring Sænk
in „Schaltsymbol“ · Fahrzeugelektronik ·
-
PDF
grundig32zollLedTV.pdf
P0_N P1_N 2 - 10 GRUNDIG Service Chassis G5 AGC Chassisplatte / Chassis Board –Tuner Si2151 I E DTV PGA ADC DSP T A DEMOD ANT. P F LIF IN U E TERRESTRIALTUNER Q FILTER O N ATV C700 PGA ADC I AGC DEMOD VCC3V3_FET 24MHz X700 RF 0/ 90 IF LOW-IF L E SDA XC8101 C701 1NF 1NF AGC AGC O A Vin Vout X_2151 1 3
in „Reparaturbericht LED-TV Grundig 32 VLE 5620 BN Ton gut, aber kein Bild“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
TEKTRONIX_Component_Service_Manual_TDS_520B_Mod_CM_Digitizing_Oscilloscope_070-9710-03.pdf
A10XIU1001 214–4771–00 HEAT SINK,SEMIC:IC,PGA 11X11/MQUAD,1.1” X 1.105” 13103 2327B X 0.60” H,PIN FIN,ALUMINUM,BLACK ANODIZE A10XIU1250 214–4771–00 HEAT SINK,SEMIC:IC,PGA 11X11/MQUAD,1.1” X 1.105” 13103 2327B X 0.60” H,PIN FIN,ALUMINUM,BLACK ANODIZE
in „Tektronix TDS744A Netzteil“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Hantek_Tekway_DSO_v1.03.pdf
table COU0201 PIC021 PICOR0203 see table RX2_404 Tp202 04 AD8510 PIR0241 +5F2C2 +5F2C2 2k2_33 PIRX204PIRX20402 POSELF AL SIGNAL CH2CH2 1PITp20201 PIU020103 31 see table Test Point PIU020102 PIU020106 -5A C02_151 GND GND POOF SET3-CH2 PIR021 PIC021_12 GND PIC0201502 PIC0201501 PIC021881 07 10k_202 PIC021
in „TEKWAY DST1xx2B Oszilloskop“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Reference_Manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 748 Figure 170. PGA mode, internal gain setting (x2/x4/x8/x16/x32/x64), inverting input not used. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 749 Figure 171. PGA
in „STM32G474RE UART“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DELL_VOSTRO_3300__WIstron_Winery13_MB_DIS_.pdf
] DDR3_DRAMRST# 30 VSS 190 A DY +0.75V_DDR_VTT RESET# VSS 195 A 2 2 2 VSS 196 203 VSS 205 VTT1 VSS 204 VTT2 VSS 206 1st Samsung DDR3-204P-25-GP Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title DDRIII-SODIMM SLOT1 Size Document Number Rev Custom A00
in „Bios programmieren mit Dual Bios Main.Bin und EC.Bin ?“ · Softwareentwicklung ·
-
PDF
DE200610__1_.pdf
Auflösung ATTINY 24V-10 SSU SOIC-14 10 12 je 1. 70 · 4x 32bit-Timer inkl. RTC und Watchdog ·Präzisions-PGA mit Verstärkung 1, 2, 4, 5, 8, 10, ATtiny Flash-Memory: 4 kByte, 16, oder 20 V/V effektive Auflösung größer 16 bit EEPROM: 256 Byte, RAM: 256R · bis zu 8 kS/s (Burst) oder 1,2 kS/s (Stream) · unterstützt
in „ekg schaltung aus heft 10/2006“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
slau144j.pdf
..............................................601................... 26.2.2 Analog Input Range and PGA ................................................................601............. 26.2.3 Voltage Reference Generator ................................................................601............. 26.2.4
in „MSP430 Gleitkommazahl in Flash speichern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
family_guide.pdf
..............................................601................... 26.2.2 Analog Input Range and PGA ................................................................601............. 26.2.3 Voltage Reference Generator ................................................................601............. 26.2.4
in „MSP430 Output nur auf zwei von vier Pinnen möglich?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
EN_UM_N32G45x_Series_User_Manual_V3.pdf
...................................................................................................204 9.3.5Singleconversionmode .....................................................................................................................................204 9.3.6Continuous conversion mode....
in „ALLPOWERS S2000 PRO Reparaturhilfe“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
slau144i.pdf
..............................................614................... 26.2.2 Analog Input Range and PGA ................................................................614............. 26.2.3 Voltage Reference Generator ................................................................614............. 26.2.4
in „Anfängerprogramm TimerA MSP430“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
DM00043574.pdf
197 10.5.6 NOR/PSRAM controller registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204 10.6 NAND Flash/PC Card controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210 10.6.1 External memory interface signals . . . . . . . . . . . . . . . . . . . . . . . . . . . .
in „STM32F3 Discovery als USB Keyboard“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MC9S08MM128RM.pdf
Operation of PRACMP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204 9.6 Resets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204 9.7 Interrupts . . . . . . . . . . . . . . . . . . . . . . .
in „Freescale s08mm128 und USB“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
atmel-8393-mcu_wireless-atmega256rfr2-atmega128rfr2-atmega64rfr2_datasheet.pdf
Counter0 is enabled, operation will continue like before the shutdown. • Bit 4 – PRPGA - Power Reduction PGA Writing a logic one to this bit reduced the power consumption of the programmable gain amplifier. The block is not turned off. Only the current levels in the amplifiers are reduced. Reducing the PGA
in „AVR-Verlustleistung maximieren“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 520 Figure 126. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used . . . . . . . . . . . . 521 Figure 127. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering . . .
in „ADC differential mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 520 Figure 126. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used . . . . . . . . . . . . 521 Figure 127. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering . . .
in „Offset Data alignment“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32l431_reference_manual.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 520 Figure 126. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used . . . . . . . . . . . . 521 Figure 127. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering . . .
in „DMA one shot mode“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MT6223C.pdf
0050h Data part of data register 9 BSI_D9_ DAT BSI +0054h Control part of data register 10 BSI_D10_CON 204/352 MediaTek Inc. Confidential BSI +0058h Data part of data register 10 BSI_D10_ DATA BSI +005Ch Control part of data register 11 BSI_D11_CON BSI +0060h Data part of data register 11 BSI_D11_ DAT BSI
in „GSM-Modul (SIM908) nur analoge Ausgänge für Anruf?“ · HF, Funk und Felder ·
-
PDF
SAM-V71Q-SAM-V71N-SAM-V71J_Datasheet.pdf
Front-End (AFE) including a 12-bit Analog-to-Digital Converter (ADC), a Programmable Gain Amplifier (PGA), dual Sample-and-Hold and a digital averaging with up to 16-bit resolution Dual-channel 12-bit Digital-to-Analog Converter (DAC) Analog Comparator Cryptography High-performance crypto-processors
in „Atmel SAMV71 CAN FD“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AN332-1_Programming_Guide.pdf
Name Function 15:0 VOL Output Volume. Sets the output volume level, 63 max, 0 min. Default is 63. 204 Rev. 0.8 AN332 Property 0x4001. RX_HARD_MUTE Mutes the audio output. L and R audio outputs may not be muted independently. The CTS bit (and optional interrupt) is set when it is safe to send the next
in „Si4705 und C8051F321 kommunizieren nicht“ · Mikrocontroller und Digitale Elektronik ·