-
Datei
DCM.vhd
Device: xc5vfx70t-1ff1136 -- -- Module DCM -- Generated by Xilinx Architecture Wizard -- Written for synthesis tool: XST -- Period Jitter (unit interval) for block DCM_ADV_INST = 0.019 UI -- Period Jitter (Peak-to-Peak) for block DCM_ADV_INST = 0.141 ns library ieee; use ieee.std_logic_1164.ALL; use ieee.numeric_std.ALL
in „133MHz und 200 MHZ differentielle clk erzeugen“ · FPGA, VHDL & Co. ·
-
Datei
rs232_test_top.v
input wire RxD; output wire TXD; output wire RxD_data_ready; output wire [7:0] RxD_data; wire SYNTHESIZED_WIRE_0; wire [7:0] SYNTHESIZED_WIRE_1; wire SYNTHESIZED_WIRE_2; wire [7:0] SYNTHESIZED_WIRE_3; async_receiver b2v_empf( .clk(osc_clk), .RxD(RxD), .RxD_data_ready(SYNTHESIZED_WIRE_0), .RxD_data(SYNTHESIZED_WIRE_1)); assign RxD_data = SYNTHESIZED_WIRE_1; assign RxD_data_ready = SYNTHESIZED_WIRE_0; kom b2v_Kommuikator( .clk(osc_clk), .RXD_data_ready(SYNTHESIZED_WIRE_0), .RXD_data(SYNTHESIZED_WIRE_1), .TXD_start(SYNTHESIZED_WIRE_2), .TXD_data(
-
Datei
datasheet.txt
CORE Generator Options: Target Device : xc6slx45-csg324 Speed Grade : -2 HDL : vhdl Synthesis Tool : Foundation_ISE MIG Output Options: Component Name : MCB No of Controllers : 1 Hardware Test Bench : disabled /*******************************************************/ /* Controller 3 */ /*
-
Datei
tm.patch
default/Makefile 2013-03-27 03:05:48.000000000 +0100 @@ -4,7 +4,8 @@ ## General Flags PROJECT = Synthesizer-Flash -MCU = atmega328p +MCU ?= atmega328p +F_CPU ?= 20000000UL TARGET = Synthesizer-Flash.elf CC = avr-gcc @@ -15,7 +16,7 @@ ## Compile options common for all C compilation units. CFLAGS = $(COMMON
-
Datei
DDS.c
LUT_SIZE); } //Preset variable for the phaseaccumulator phase = 0; } /// <summary> /// Direct Digital Synthesis (DDS) using Lanczos-Splines for interpolation. /// It is desinged for a frequency range from 100Hz-10kHz /// This method accumulates phase jumps non-quantized and returns corresponding /// sine values
in „DDS performance code Ausführung“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
Datei
chac.zel.htm
color=#0000ff>'LOAD THE ZEL GENERAL MIDI DEFINITIONS:</FONT> <FONT color=#0000ff>'IF YOU USE A NON-GM SYNTH, LOAD ITS DEFINITIONS HERE:</FONT> include <A href="http://www.zelsoftware.com.wstub.archive.org/MIDIfile/gm.htm">gm.zel</A> <FONT color=#0000ff>'D MINOR:</FONT> key d meter 3/4 duration 1/4 displacement
in „zel, der Midi-Compiler, ist nach 10 Jahren wieder auferstanden“ · Offtopic ·
-
Datei
RSL.vhd
std_logic); end RSL; architecture RTL of RSL is component FDR is generic ( INIT : bit := '1'); -- synthesis translate_on port (Q : out STD_ULOGIC; C : in STD_ULOGIC; D : in STD_ULOGIC; R : in STD_ULOGIC); end component; -- Component Attribute specification for FDR -- should be placed after architecture
in „Generic FDR“ · FPGA, VHDL & Co. ·
-
Datei
RSL.vhd
FDR should be placed -- after architecture statement but before begin keyword component FDR -- synthesis translate_off generic ( INIT : bit := '1'); -- synthesis translate_on port (Q : out STD_ULOGIC; C : in STD_ULOGIC; D : in STD_ULOGIC; R : in STD_ULOGIC); end component; -- Component Attribute specification
in „Generic FDR“ · FPGA, VHDL & Co. ·
-
Datei
top_v2_fast.v
clk90dcm; wire [1:0] dummyint ; wire [1:0] dvalidint ; wire locked0 ; wire locked1 ; wire low ; // synthesis attribute CLKOUT_PHASE_SHIFT of dcm_1 "FIXED" // synthesis attribute PHASE_SHIFT of dcm_1 "64" // synthesis attribute DLL_FREQUENCY_MODE of dcm_1 "HIGH" assign locked = locked0 & locked1 ; assign
in „Unterschied zwischen Spartan - und Virtex Familie“ · FPGA, VHDL & Co. ·
-
Datei
top_xapp250.v
outputs OBUF_LVCMOS25 TP1 (.I(vco_27M), .O(test_points[1])); // synthesis attribute LOC of TP1 is A25; OBUF_LVCMOS25 TP2 (.I(vco_tc), .O(test_points[2])); // synthesis attribute LOC of TP2 is B26; OBUF_LVCMOS25 TP3 (.I(clk_tc), .O(test_points[3])); // synthesis attribute
-
Datei
muxdelchain32.vhd
S => '1'); -- synthesis syn_preserve=1 */ ; muxcy5 : MUXCY_L port map(LO => del (5), CI =>del (4), DI => '0', S => '1'); -- synthesisyn_preserve=1 */ ; muxcy6 : MUXCY_L port map(LO => del (6), CI =>del (5), DI => '0', S
-
PDF
Datenblatt_Xilinx_Virtex-5_LX.pdf
.12 2.4.1 ICS8442 Programmable LVDS Clock Synthesizer.........................................................................................................14 2.4.1.1 ICS8442 Clock Generation.............................................................................................................
in „Ethernetschnittstelle programmieren - Anfänger“ · FPGA, VHDL & Co. ·
-
PDF
SAA1057.pdf
INTEGRATED CIRCUITS DATA SHEET SAA1057 Radio tuning PLL frequency synthesizer Product specification November 1983 File under Integrated Circuits, IC01 Philips Semiconductors Product specification Radio tuning PLL frequency synthesizer SAA1057 GENERAL DESCRIPTION • On-chip programmable
in „SAA1057 in Bascom Ansteuern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Datenblatt_Xilinx_Virtex-5_LX.pdf
.12 2.4.1 ICS8442 Programmable LVDS Clock Synthesizer.........................................................................................................14 2.4.1.1 ICS8442 Clock Generation.............................................................................................................
in „Ethernetschnittstelle Xilinx Virtex 5“ · FPGA, VHDL & Co. ·
-
PDF
i2c_bus_specification_3.pdf
Semiconductors 2 The I C-bus specification handbook, full pagewidth SDA SCL MICRO- CONTROLLER PCB83C528 PLL SYNTHESIZER TSA5512 NON-VOLATILE MEMORY PCF8582E M/S COLOUR DECODER TDA9160A STEREO / DUAL SOUND DECODER TDA9840 SDA SCL PICTURE DTMF SIGNAL GENERATOR IMPROVEMENT TDA4670 PCD3311 HI-FI LINE AUDIO INTERFACE
in „IIC-Bus Verständnisfrage“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
20203aee.pdf
protect work tables against the hazards of electrical shock. ② Avoid the use of work clothing made of synthetic fibers. We recommend cotton clothing or other conductivity-treated fibers. ③ Slowly and carefully remove the protective film from the LCD module, since this operation can generate static electricity
in „Wie bekommt man ein LCD Display zum laufen??“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
cic.pdf
digital mixer comprising the multipliers M1, M2 and a direct Device Performance (MHz) digital synthesizer (DDS). The sample rate of the signal is B = 8 B = 12 B = 16 B = 20 then adjusted to match the channel bandwidth. This is per- Virtex-E 162 162 162 162 formed using a multi-stage multi-rate filter
in „Probleme mit CIC Filter“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
PDF
datasheet.pdf
sources) • Idle and Power-down Modes • 0 to 24 MHz On-chip Oscillator with Analog PLL for 48 MHz Synthesis • Industrial Temperature Range • Extended Range Power Supply: 2.7V to 5.5V (3.3V to 5.5V required for USB) • Packages: PLCC52, VQFP64, QFN32 1. Description AT89C5130A/31A-M is a high-performance
in „8051 Ultraschall problem“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
PLL_Clock_Management_Featur...pdf
offer feature-rich phase-locked loops (PLLs) that provide robust clock management capabilities and synthesis for device clock management, external system clock management, and high-speed I/O pin interfaces. Table 1 summarizes and compares the PLL features available in Stratix GX), Stratix III, Stratix II
in „Wittig(welec) DSO W20xxA Hardware“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Cordic_Lindlbauer2001.pdf
since the first experiments of Max V. Mathews in 1957, multiple techniques of sound synthesis have been invented. One of the most successful methods of sound synthesis is based on the summing of time-varying sinusoids, also known as additive synthesis. This method is described using the following
in „Cordic-Algorithmus in AVR-Assembler“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
b2-guide166.pdf
............................................................................. 46 9.5.5 Sinewave Synthesis Using The CAPCOM ............................................................................................. 46 9.5.6 Automotive Applications Of CAPCOM1 ........................................
in „Problem mit Infinion C167CR mit AM29F200B-70SE“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
an27701.pdf
material. maximum operate-point specification at the required air gap. Good Because the rubber used is synthetic, and design practice suggests the addition of another 50 G to 100 G for synthetic rubber is also plastic, the distinction insurance and a check for sufficient flux at the expected temperature between
in „Drehzahlmessung mit induktivem Näherungsschalter“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Adj_Charge_Pump_Linear_Technology_LT1761ES5-SD__1663783_.pdf
Systems ,LT,LTC and LTM are registered trademarks of Linear Technology Corporation. ■ Frequency Synthesizers All other trademarks are the property of their respective owners. ■ Wireless Modems U TYPICAL APPLICATIO 10Hz to 100kHz Output Noise 5V Low Noise Regulator V IN OUT 20μRMSNOISE 5.4V TO 1μF LT1761
in „Adjustable Charge Pump: LT1761ES5-SD - Problem“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
generic_fifo_dc_gray.v
parameters: dw Data bus width aw Address bus width (Determines the FIFO size by evaluating 2^aw) Synthesis Results ----------------- In a Spartan 2e a 8 bit wide, 8 entries deep FIFO, takes 97 LUTs and runs at about 113 MHz (IO insertion disabled). Misc ---- This design assumes you will do appropriate
in „FT2232H in FT245 FIFO Mode - kein Burst möglich“ · FPGA, VHDL & Co. ·
-
Datei
gpio.c
oderc = 1 << (pin & 0x1F); gpio_port->gpers = 1 << (pin & 0x1F); } // The open-drain mode is not synthesized on the current AVR32 products. // If one day some AVR32 products have this feature, the corresponding part // numbers should be listed in the #if below. // Note that other functions are available
in „Registernamen AT32UC3A1512“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
gpio.h
pins for GPIO. */ extern void gpio_enable_gpio_pin(uint32_t pin); // The open-drain mode is not synthesized on the current AVR32 products. // If one day some AVR32 products have this feature, the corresponding part // numbers should be listed in the #if below. // Note that other functions are available
in „Registernamen AT32UC3A1512“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
DisplayUSBData2.m
fftshift(Y)), Nfft); t = [0:(1/fs):(length(real(y))-1)*(1/fs)]; figure(2); plot(t, real(y)); title('Synthesis'); xlabel('t / s'); ylabel(''); grid on; fprintf('NFFT %i\n', Nfft); fprintf('df %i Hz\n', df);
in „Matlab FFT/iFFT wo ist der fehler?“ · Digitale Signalverarbeitung / DSP / Machine Learning ·
-
Datei
ETH200.c
0x9800); // volles ROHR und df(fsk) auf 15KHz writeCmd(0x8279); // Enable baseband, PLL, PA, TX, synthesizer, crystal oscillator, disable clock output writeCmd(0xE000); // Wake-up Timer off writeCmd(0xC800); // low Duty-Cycle off writeCmd(0xC000); // 1.66MHz,2.2V writeCmd(0x0000); // Status auslesen }
in „CRC Berechnung für ETH comfort 200“ · Haus & Smart Home ·
-
Datei
rfm12_rx.c
enable rx rf frontend */ RFM12_PWRMGT_EBB | /* enable rx baseband */ RFM12_PWRMGT_ES | /* enable synthesizer */ RFM12_PWRMGT_EX | /* enable xtal osc */ RFM12_PWRMGT_DC); /* disable clock output */ /* ??? - passt nicht zueinander; sollten nicht die defaults genügen? */ #if 0 spi_config(RFM12_CMD_PLL | 0
in „Problem AM-Empfänger konstruieren“ · HF, Funk und Felder ·
-
Datei
RF12B.cpp
Enable Latch, Enable FIFO, 433MHz, Capacitance 12,5pF #define RF12B_Power_ini cmd(0x8219) // Enable Synthesizer, Enable Oscillator, Disable Clock out #define RF12B_Freq_ini cmd(0xA4B0) // Frequency 433,0MHz #define RF12B_Datarate_ini cmd(0xC623) // Set Data rate to 38,4kbps #define RF12B_RXctrl_ini cmd(0x94A3
in „Funknetzwerk mit RFM12 Uart Beispiel??“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
rfm12_cmds.h
of the control bit Related blocks er Enables the whole receiver chain RF front end, baseband, synthesizer, oscillator ebb The receiver baseband circuit can be separately switched on Baseband et Switches on the PLL, the power amplifier, and starts the transmission (If TX register is enabled) Power amplifier, synthesizer, oscillator es Turns on the synthesizer Synthesizer ex Turns on the crystal oscillator Crystal oscillator eb Enables the low battery detector Low battery detector ew Enables the wake-up timer Wake-up
in „RFM12BSP - Kein nIRQ beim Empfang“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
mc9s12xdp512.c
DDRKSTR _DDRK; /* Port K Data Direction Register; 0x00000033 */ volatile SYNRSTR _SYNR; /* CRG Synthesizer Register; 0x00000034 */ volatile REFDVSTR _REFDV; /* CRG Reference Divider Register; 0x00000035 */ volatile CRGFLGSTR _CRGFLG; /* CRG Flags Register; 0x00000037 */ volatile CRGINTSTR _CRGINT; /*
in „ADC Prog Problem Freescale S12X Familie“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
JBT6K71-AS_A__v1.42_2006-02-07_E.PDF
mode) specifies whether the OSD data will be transparent or not. RAM Address counter GRAM Screen synthesis and Output transparency latch OSDON judgment OSD circuit OSD screen 1 OSD screen (1) start address controller OSD screen 2 start address OSD screen (2) 18bit interface mode: Blue LSB 16bit interface
in „LCD aus Benq EL71 Handy“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Spread_Spectrum_Ultrasonic_Positioning_System.pdf
as the receiver unit by changing the input output terminals. The signal for the transmitter was synthesized digitally on a PC, to allow the structure of the ranging message to be changed easily in software. The signal was sent out through the sound card, which performs digital-to-analogue conversion,
in „Datenübertragung per Ultraschall“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
BF1009S_Appnote__INF.pdf
receiver and a digital PLL synthesizer on the same chip reduces the overall pin count in comparison of two separate ICs and in addition the number of necessary external components. This gives the flexibility both for high performance
-
PDF
Backen_mit_Hanf.pdf
Gürtel usw. entfernen. Frische Luft! (Siehe dazu auch «Too much», Seite 73.) Kekstherapie oder synthetisiertes THC? Da Cannabis Grundtendenzen verstärkt, sollten labile Personen, die sich in einer schwierigen Lebenssituation befinden, von einem Cannabisgebrauch absehen und am besten gar keine Drogen zu
in „Amoklauf an Schule“ · Offtopic ·
-
PDF
sn761678b.pdf
2006 FEATURES • Single-Chip Mixer/Oscillator and DBT PACKAGE (TOP VIEW) Phase-Locked Loop (PLL) Synthesizer • Three-Band Local Oscillator VHI OSC C 1 30 UHF RF IN • I C Bus Protocol (Bidirectional Data VHI OSC B 2 29 VHF RF IN OSC GND 3 28 BS4 Transmission) • 30-V Tuning Voltage Output VLO OSC C 4 27
in „Infos zu TV-Tunern gesucht“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
RF12.pdf
external components in a typical application. The RF12 incorporates a fully integrated multi-band PLL synthesizer, PA with antenna tuning, an LNA with switch-able gain, I/Q down converter mixers, baseband filters and amplifiers, and an I/Q demodulator followed by a data filter. PLL The programmable PLL synthesizer
-
PDF
Si4330.pdf
0.2 7 Si4330 Table 2. Synthesizer AC Electrical Characteristics1 Parameter Symbol Conditions Min Typ Max Units Synthesizer Frequency F Low Band 240 — 480 MHz SYNTH-LB Range FSYNTH-HB High Band 480 — 960 MHz Synthesizer Frequency
-
Datei
impulsgenerator.vhd
E: bit_vector(2 downto 0); -- lokales Signal für die Testbench begin ------------------- zu synthetisierender Prozess------------ P1: process(E) begin case E is when o"0" => A <=x"7"; -- beachte oktale Schreibweise für Abfrage von "E" when o"1" => A <=x"A"; -- und hexadezimale Wertzuweisung für A! when
-
Datei
frequenzteiler50Mhzzu2Hz.vhd
und das Enable-Signal wird einmal gesetzt end if; end if; end process; --------------- nicht synthetisierbare Testbench Prozesse:---------------------- TAKTGEN: process -- an dieser Stelle wird ein 50MHz Taktgenerator "erzeugt" Periodendauer T = 20ms -- Tastverhältnis 0,5 begin CLK <= '0'; wait for 10
in „in VHDL 50MHz auf 2 Mhz runterteilen?“ · FPGA, VHDL & Co. ·
-
Datei
ampels.vhd
H_ZAHL <= '9'; N_ZAHL <= '7'; end case; end if; end process FAHRBAHNSENS; --------------- nicht synthetisierbare Testbench Prozesse:---------------------- TAKTGEN: process begin CLK <= '0'; wait for 500 us; CLK <= '1'; wait for 500 us; end process TAKTGEN; STIMULI: process begin S_H1 <='1' after 24000 ms
in „in VHDL 50MHz auf 2 Mhz runterteilen?“ · FPGA, VHDL & Co. ·
-
Datei
ampels.vhd
0')) then H_ZAHL <= 9; N_ZAHL <= 7; end if; end process FAHRBAHNSENS; --------------- nicht synthetisierbare Testbench Prozesse:---------------------- TAKTGEN: process begin CLK <= '0'; wait for 500 us; CLK <= '1'; wait for 500 us; end process TAKTGEN; STIMULI: process begin SENS1 <= '1' after 25000
in „in VHDL 50MHz auf 2 Mhz runterteilen?“ · FPGA, VHDL & Co. ·
-
Datei
rfm12.inc
433MHz, 12,0pF rcall rfm_com_send ; Power Management ldi YH, 0x82 ; Enable Receiver, BaseBandBlock, Synthesizer, Crys. Oszillator (auch für->), ext. Clock, Wake up ldi YL, 0xd8 ; Disable et, Low Bat rcall rfm_com_send ; Frequenz Setting ldi YH, 0xa6 ldi YL, 0x40 ; 434MHz Mittenfrequenz fo rcall rfm_com_send
in „RFM12 Statusabfrage“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
rfm12.inc
433MHz, 12,0pF rcall rfm_com_send ; Power Management ldi YH, 0x82 ; Enable Receiver, BaseBandBlock, Synthesizer, Crys. Oszillator (auch für->), ext. Clock, Wake up ldi YL, 0x38 ; Disable et, Low Bat rcall rfm_com_send ; Frequenz Setting ldi YH, 0xa6 ldi YL, 0x40 ; 434MHz Mittenfrequenz fo rcall rfm_com_send
in „RFM12 Statusabfrage“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
dmesg_pollin.txt
physically tagged, 2-way, linesize 32 bytes. <4>Primary data cache 16kB, 4-way, linesize 32 bytes. <6>Synthesized TLB refill handler (23 instructions). <6>Synthesized TLB load handler fastpath (32 instructions). <6>Synthesized TLB store handler fastpath (32 instructions). <6>Synthesized TLB modify handler fastpath
in „Pollin - Receiver-Mainboard mit Twin DVB-[T,C] Tuner, NXP PNX8950EH“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
polli-bot.txt
physically tagged, 2-way, linesize 32 bytes. Primary data cache 16kB, 4-way, linesize 32 bytes. Synthesized TLB refill handler (23 instructions). Synthesized TLB load handler fastpath (32 instructions). Synthesized TLB store handler fastpath (32 instructions). Synthesized TLB modify handler fastpath (
in „Pollin - Receiver-Mainboard mit Twin DVB-[T,C] Tuner, NXP PNX8950EH“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
Synthese_Output.txt
Finite State Machine(s). inferred 2 Counter(s). inferred 19 D-type flip-flop(s). Unit <Speed> synthesized. Synthesizing Unit <BCD2ASCII_MUX>. Related source file is "D:/ISE_Projects/HexiBin_v0.1/BCD2ASCII_MUX.vhd". Found 16x8-bit ROM for signal <ASCII>. Summary: inferred 1 ROM(s). Unit <BCD2ASCII_MUX> synthesized. Synthesizing Unit <Main>. Related source file is "D:/ISE_Projects/HexiBin_v0.1/Main.vhd". INFO:Xst:1799 - State 011 is never reached in FSM <COMMAND>. INFO:Xst:1799 - State showhex is never reached
in „[VHDL] Komponenten Einbinden und wegoptimieren von Signalen verhindern“ · FPGA, VHDL & Co. ·
-
Datei
Main.vhd
beschreiben soll, weswegen es vielleicht am sinnvollsten ist, mein Design und die Ausgabe des Synthesewerkzeugs (ISE 12.x) zu posten. Ich verstehe nicht, waurm die Komponenten wegoptimiert werden. Zumindest "KOMP1" wird nicht konstant betrieben und der Ausgang ("SPEED_REG") wird im Prozess "PSEUDOGEN"
in „[VHDL] Komponenten Einbinden und wegoptimieren von Signalen verhindern“ · FPGA, VHDL & Co. ·
-
Datei
rfm12.c
enable Transmitter RFM12_send(0x8229); _delay_us(80); //2.Power Managment enable Transmitter & Synthesizer RFM12_send(0x8239); RFM12_TX_putc(0xAA); //Preambel Sicherheitshalber noch 2x RFM12_TX_putc(0xAA); //Preambel RFM12_TX_putc(0x2D); //Synchron RFM12_TX_putc(0xD4); //Pattern // Nutzdaten Bereich
in „RFM12 Statusabfrage“ · Mikrocontroller und Digitale Elektronik ·