-
PDF
89C51CC01C-SLSUM.pdf
–03/02 Data and Remote frame Description of the different steps for: Data Frame Node A Node B R CH LV OKOK R CH LV OKOK R EN R T RX R EN R T RX message object in transm0ss1on x 0 0 0 1 x 0 0 message object in reception u u u u u DAT u u u u u AFR AM E message object stay in u c u c u u c u u c message
in „Bit Adressierung“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
stm32f405rg.pdf
0.0059 A2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.170 0.220 0.270 0.0067 0.0087 0.0106 c 0.090 - 0.200 0.0035 - 0.0079 D 15.800 16.000 16.200 0.6220 0.6299 0.6378 D1 13.800 14.000 14.200 0.5433 0.5512 0.5591 D3 - 12.000 - - 0.4724 - E 15.80 16.000 16.200 0.6220 0.6299 0.6378 170/202 DocID022152 Rev 8
-
Datei
All.txt
DIP204B-4NLW DIP204B-4NLW 1 U$2 C-TRIMM3008 3008 Trimm capacitor 1 U$2 CPOL-EU CPOL-EU_SMD_A5 1 U$2 C200_AS500APC_1 C200_AS500APC_1 C200_AS500APC_1 1 U$2 BULCD BULCD 1 U$2 BLITZ_250WS BLITZ_250WS FLASH250WS 1 U$2 AT89S51 AT89S51 DIL20 1 U$2 AKZ319112 AKZ319112 AKZ319112 1 U$1 W12864 W12864 W12864 1 U$1
in „[KiCad] Bibliotheksaufbau - Konzeptideen gesucht“ · Platinen ·
-
PDF
ATTiny15L.pdf
SOURCE The successive approximation circuitry requires an input clock frequency between 50 kHz and 200 kHz. Using a higher input frequency will affect the conversion accuracy, see “ADC Characteristics” on page 50. The ADC module contains a prescaler, which divides the system clock to an acceptable ADC
in „ATtiny 15 Datenblatt nicht auffindbar??“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
keylcd.asm
MESSAGES ; Configuration festlegen: ; Power on Timer, kein Watchdog, INTIO2, kein Brown out, kein LV-programming ; _CCP1_RB2 PWM Output ; _CCP1_RB3 PWM Output __CONFIG _PWRTE_ON & _WDT_OFF & _INTRC_IO & _BODEN_OFF & _LVP_OFF & _CCP1_RB2 #include "tools.inc" #define DebugBuild #define RX_BUF_LEN D'35
in „Noritake VFD GU140x32F7806 4-Bit Mode, Initialisierung“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
config-mod-LK511-mt7623n-BPiR2.txt
y CONFIG_ARM_PSCI=y CONFIG_ARCH_NR_GPIO=0 CONFIG_HZ_FIXED=0 # CONFIG_HZ_100 is not set # CONFIG_HZ_200 is not set CONFIG_HZ_250=y # CONFIG_HZ_300 is not set # CONFIG_HZ_500 is not set # CONFIG_HZ_1000 is not set CONFIG_HZ=250 CONFIG_SCHED_HRTICK=y # CONFIG_THUMB2_KERNEL is not set CONFIG_ARM_PATCH_IDIV
in „Linux Kernel 5.1.1. auf dem BPi-R2“ · PC Hard- und Software ·
-
Datei
R6581.txt
1.00000000E+01 +9.00000000E+03 +1.10000000E+04 +1.00000000E+04 . 0 46 0 0 46 46 100 146 100 100 146 146 200 203 200 200 203 203 / 300 303 300 300 303 303 400 406 400 400 406 406 500 518 500 500 518 518 600 662 600 600 662 662 0 25 0 0 25 25 0 29 0 0 29 29 1 10 1 1 10 5 1 5 1 1 5 5 FULL PRET 1 10000 1000 -
in „Hilfe bei Disassembler 68000 Binary“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AN10216.pdf
and b 655 ( 400 1.5 Mbits/sec speeds of USB version 1.1) and Hi-Speed a GTLP 1394.a L R BTL 35 EC LV S =RS-6 USB meaning the faster 480 Mbits/sec option included f ETL /EC LL P 44 n 10 E C L in spec version 2.0. Parts conforming to or capable of r T General RS-422 the 480 Mbits/sec are certified as
in „AVR TWI: Hängt nach dem Flaschen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Panasonic_AG-7350-7150_Service_Manual.pdf
06005 06006 06007 06009 06010 06011 06012 06013 06014 06015 06016 06017 06018 D 06024 Translst' OR200 OR200 OR200 OR200 OR200 OR200 OR200 OR200 OR201 OR201 OR302 OR600 c OR600 OR600 OR600 OR600 OR600 OR600 OR600 OR601 OR601 OR601 OR601 OR601 OR601 OR601 OR601 OR601 B OR601 OR602 OR602 OR602 OR602 OR602
in „Totalausfall Panasonic AG-7350 (nur noch Hintergrundbeleuchtung der Zeigerinstrumente)“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
noise_figure_measurement_5952-3706E.pdf
coefficient ρ (the Greek letter rho) is Insertion loss can generally be divided into defined simply as lV REFL / VFWDl, so: two parts: VSWR = (1 + ρ) / (1 - ρ) or (3-2) • Dissipative (resistive) loss • Reflection (mismatch) loss. ρ = (VSWR - 1) / (VSWR +1) (3-3) In noise figure measurements, dissipative
-
PDF
MS-17631_2.0.pdf
AK26 VSS ▯ VSS B13 J26 VSS VSS F194 M25 VCC î C AK28 VSS VSS B16 J28 VSS VSS T26 P25 VCC VCC Y26 R200 AK30 VSS VSS B29 J32 VSS VSS_SRSVD AK33 VSSSENSE <32> T25 VCC VCC Y28 150R1%0402 ▯AE19 VSS VSS B22 JJ6 VSS R452 U25 VCC VCC Y30 VSS E K1 VSS 100R1%0402 U26 VCC VCC Y31 ▯ ▯ V26 VCC VCC Y33 X_10KR0402
in „In Circuit Programmierer für 8-pin 150mil SOIC PM25LD512“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MCP41HVX1.pdf
Reset RAM retention voltage (V ) < V RAM DBOR V+ Voltage to ensure VAPOR — — 6.0 V With respect to V-,LV = 0V Wiper Reset RAM retention voltage (V ) < V RAM BOR Digital to Analog VLS — — 2.3 V VLto V- voltage. Level Shifter DGND = V- Operational Voltage Power Rail Voltages VLPOR — — 5.5 V Digital Powers
in „MCP41HVX READCMD falsch verstanden??“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
AT89C51CC03.pdf
AT89C51CC03 Data and Remote Frame Description of the different steps for: Data Frame Node A Node B R CH LV OKOK R CH LV OKOK RT E RP T R R EN R TXRX message object in transm0ss1on x 0 0 0 1 x 0 0 message object in reception u u u u u DAT u u u u u AFR AM E message object stay in u c u c u u c u u c message
in „Einstellung Akzeptanzfilter - Programm / Tool gesucht“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
VHF-COMM.1984.2--b.pdf
with Q 3 jar A DCF 77 signal of at least I mV and maxi maximum level on the oscilloscope. Align mum 200 mV should be present atthe emu tho signat generator 1075 kHz, or 80 kHz ter of T 7. A value within this range must be adjustable wllh the aid of the level conuoun with an input level 01approximately
-
PDF
VHF-COMM.1984.2.pdf
with Q 3 jar A DCF 77 signal of at least I mV and maxi maximum level on the oscilloscope. Align mum 200 mV should be present atthe emu tho signat generator 1075 kHz, or 80 kHz ter of T 7. A value within this range must be adjustable wllh the aid of the level conuoun with an input level 01approximately
-
PDF
EN50067_RDS_Standard.pdf
CH JO FI LU BG DK GI IQ GB LY RO FR E 2 MA CZ PL VA SK SY TN LI IS MC LT YU ES NO E 3 IE TR MK NL LV LB HR SE BY E 4 MD EE UA PT SI BA |____ Hex code for Variant 0 in Block 3 of Group type31A, 0its b to b |_______ Hex code for Variant 0 in Block 3 of Group type 1A, Bits b to b 7 4 __________ 2 ) The
-
PDF
am29dl323db.pdf
Unprotect allows changing data in — 10 mA active read current at 5 MHz protected sectors in-system — 200 nA in standby or automatic sleep mode Publication# 2153Rev: D Amendment/+8 Issue Date: December 13, 2005 Refer to AMD’s Website (www.amd.com) for the latest information. GENERAL DESCRIPTION The Am29DL322D
in „55 Stk. Flashbausteine 32Mbit, TSSOP48, 3,3V AM29DL323DB-90“ · Markt ·
-
PDF
6291174.pdf
IC6221 409 461 7304 IC AD8057ART IC1311 409 301 5309 IC TC7S32FU-TE85L IC1331 410 397 0406 IC IS61LV6416-15T IC6241 409 484 2003 IC BA7078AF-E2 IC1341 410 405 7007 IC MBM29LV800TA90NB859 IC6251 409 431 6009 IC MC74VHC14DT 410 356 8009 IC SN74LV14APWR IC1351 409 501 9107 IC ICS512MT IC6261 409 211 7301
in „Sanyo LCD Beamer PLC- XU30 defekt“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Si4330.pdf
FRES-HB High Band — 312.5 — Hz Reference Frequency REF fcrystal3 — 10 — MHz Reference2Frequency fREF_LV When using reference frequency instea0.7 — 1.6 V Input Level of crystal. Measured peak-to-peaPP)V 2 Synthesizer Settling Time tLOCK Measured from leaving Ready mode with — 200 — µs XOSC running to any
-
PDF
Lenovo_schematic.pdf
2 2 2 @ 2 @ 2 2 Close to Pin3, 8, 22, 30 Close to Pin22(Reserved) Layout Note: LL1 must be within 200mil to Pin36, CL15,CL16 must be within 200mil to LL1 +LAN_REGOUT: Width =60mil A A Title Security Classification LC Future Center Secret Data Issued Date 2013/08/08 Deciphered Date 2013/08/05 LAN_RTL8111GUL
in „Pin Belegung bei dem Chip“ · Mikrocontroller und Digitale Elektronik ·
-
Datei
TopAS21.vhd
generic(adrbit : INTEGER:= 25; clkper :INTEGER:= 20); port( SYSCLK_P : in STD_LOGIC;-- Sysrtem clk 200 MHz SYSCLK_N : in STD_LOGIC; --CLKIN_P : in STD_LOGIC;-- REF clk 100 MHz, für SDRAM --CLKIN_N : in STD_LOGIC; nrst_in : in STD_LOGIC; -- reset input asynchron -- Interface zu 8051 Controller ncs_in
-
PDF
abel-HDL_Reference.pdf
Figure 2-4. Pin to Pin One-bit Synchronous Circuit If you implement this circuit in a simple GAL16LV8 device, the result will be a circuit like the one illustrated in Figure 2-5. Since the features inverted outputs, the design equation is automatically modified to take the feedback from Q-bar instead
in „Pal Assembler Abel 3 (Data IO)“ · PC Hard- und Software ·
-
PDF
ATA3__10.1.1.8.6120.pdf
of a signal name indicates it is a low active signal. A low active signal is true when it is beloiLV , and is false when it is above V iHNo dash at the end of a signal name indicates it is a high active signal. A high active signal is true when it is above iH, and is false when it is beloiLV . Asserted
in „Widerstand von IDE-Kabel“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
Sony_M610__MBX-176_.pdf
Audio board SPDIF I 667 MHZ Daughter for E FSB (HDCP) Board 1 800 MHZ DDR(II) PAGE 32 HEAD HDMI 6 200 pin PHONE USB 2.0 JACK PAGE 14 Audio board AZALIA North Bridge CONN SO-DIMM 1 Audio board Crestline 667 MHZ FCBGA-1299pin DDR(II) CXD9872AKD Int. Speaker ANPEC CODEC 200 pin B 1.0 Walt x 2 APA2068KAI-TRL
in „Blitzschaden an Sony Vaio Notebook“ · PC Hard- und Software ·
-
PDF
HX8352-A.pdf
139 SDO -3669 -385 199 GPIO2 -1269 -385 20 VDDD -8429 -385 80 NRESET -6029 -385 140 SDI -3629 -385 200 GPIO3 -1229 -385 21 VDDD -8389 -385 81 NRESET -5989 -385 141 NRD_E -3589 -385 201 GPIO3 -1189 -385 22 VDDD -8349 -385 82 NRESET -5949 -385 142 NWR_RNW -3549 -385 202 GPIO4 -1149 -385 23 VDDD -8309 -
-
PDF
Ublox_-_Protocol_Specifications.pdf
European Datum 1987, IAG RETrig ED87 20 2 -82.5 -91.7 -117.7 Subcommision. 215 Swiss Datum 1903+ (LV95) CH95 5 0 674.374 15.056 405.346 Ellipsoids Ellipsoids IndexDescription Semi Major Axis [m]Flattening 0 WGS 84 6378137.000 298.257223563 1 Airy 1830 6377563.396 299.3249646 2 Modified Airy 6377340.189
-
PDF
S29JL064H_00_A7_e.pdf
bank while executing – 10 mA active read current at 5 MHz erase/program functions in another bank – 200 nA in standby or automatic sleep mode Cycling Endurance: 1 Million Cycles per Sector Typical – Zero latency between read and write operations Flexible Bank architectUre Data Retention: 20 years typical
in „[Verkaufe] 5xSDRAM (4Meg x 16 x 4 Banks) und 5xFLASH (64Meg 8 o. 16 Bit)“ · Markt ·
-
PDF
2287522.pdf
Ramp control — equation and calculation example IREF_GRPx (max. = 255) 225 μA × 250 = 56.25 mA 250 200 150 (step current) s1 (11.25 mA) 100 End with current zero 50 (step time) (32 ms)t1 0 time ramp-up hold ON ramp-down hold OFF (T = 192 ms) (0.25 s) (T = 192 ms) (0.5 s) Start from current zero full
in „[V] 10St. NXP PCA9955 16-channel Fm+ I2C-bus 57 mA/20 V constant current LED driver SSOP28 (10€)“ · Markt ·
-
PDF
2287522.pdf
Ramp control — equation and calculation example IREF_GRPx (max. = 255) 225 μA × 250 = 56.25 mA 250 200 150 (step current) s1 (11.25 mA) 100 End with current zero 50 (step time) (32 ms)t1 0 time ramp-up hold ON ramp-down hold OFF (T = 192 ms) (0.25 s) (T = 192 ms) (0.5 s) Start from current zero full
in „[V] 10St. NXP PCA9955 16-channel Fm+ I2C-bus 57 mA/20 V constant current LED driver SSOP28“ · Markt ·
-
PDF
plasti_bruch.pdf
kann entsprechend Bild 4 in einen elastischen und einen plastischen Anteil zerlegt werden, el pl vL=v Lv L , (25) und entsprechend gilt für die mechanischen Arbeiten vL vLl vLl U = Fdv = Fdv +l Fdv pl ∫ L ∫ L ∫ L 0 pl 0 . (26) L = F2 + Ll ∫ Fdv LU +U el pl 0 Mit Gl. (24) folgt daraus, dass auch J in einen
in „Glasbruchkante glatt schleifen“ · Mechanik, Gehäuse, Werkzeug ·
-
PDF
pm2534ocr.pdf
blow Change fuse F1901 on the motherboard (SYST 21) - D i s m a nP M 2 5 3 4 - Replace fuse F1901 200 mA Slow blow 6 - 5 6.3 T R O U B L E S H O O T I N G The troubleshooting can be subdivided into two parts. A: N O R M A L M E A S U R E M E N T S For measurements with a multimeter and oscilloscope,
in „Pjilips PM2519“ · Markt ·
-
PDF
io-controller-hub-9-datasheet.pdf
.508 13.8.3.5 PROC_CNT—Processor Control Register......................................508 13.8.3.6 LV2 — Level 2 Register ............................................................510 13.8.3.7 LV3—Level 3 Register (Mobile Only)...........................................510 13.8.3.8 LV4—Level 4 Register (Mobile Only)...........................................510 13.8.3.9 LV5—Level 5 Register (Mobile Only)...........................................511 13.8.3.10LV6—Level 6 Register (Mobile Only)...........................................511 16 Intel I/O Controller Hub 9 (
in „FLASH Memory Chip im Lenovo X200 von 8 MB auf 16 MB vergroessern“ · PC Hard- und Software ·
-
Datei
Wie_archiviert_ihr_Websites__-_Mikrocontroller.net.html
background-position:left top !important}.text-controls .highslide-next a.disabled span{background-position:0 -200px}.text-controls .highslide-full-expand span{background:none}.text-controls .highslide-full-expand a.disabled{background-position:left top !important}.text-controls .highslide-close span{background-position
-
Datei
Steuern_1.html
; --md-pink-A200: #ff4081; --md-pink-A400: #f50057; --md-pink-A700: #c51162; --md-purple-50: #f3e5f5; --md-purple-100: #e1bee7; --md-purple-200: #ce93d8; --md-purple-300: #ba68c8; --md-purple-400: #ab47bc; --md-purple
in „Strompreis an der Ladesäule beim Arbeitgeber“ · Offtopic ·
-
PDF
siemens-m20-handbuch.pdf
HLWYHUODXI▯DXI▯GHU▯’LVSOD\▯6FKQLWWVWHOOH▯EHLP▯. Die entsprechenden Zeitwerte sind unter =HLWZHUWH▯GHU▯’LV▯ SOD\▯6FKQLWWVWHOzu finden. DRS 13 14 15 t DCS# 16 HWR# t t 17 18 D15:8 10 19 t t 12 11 DE Bild 4-2 Zeitverlauf auf der Display-Schnittstelle beim Schreiben DRS 21 DCS# HWR# t22 D15:8 DATAVALID 20 t12
in „[V] Weiterer M8, GPS, GSM Siemens M20, ATmega128“ · Markt ·
-
PDF
ecp_ec.pdf
DDR Memory Support • High performance multiply and accumulate • Implements interface up to DDR400 (200MHz) • 4 to 8 blocks ■ sysCLOCK™ PLLs − 4 to 8 36x36 multipliers or • Up to four analog PLLs per device – 16 to 32 18x18 multipliers or • Clock multiply, divide and phase shifting − 32 to 64 9x9 multipliers
in „Verwendung der Pins eines Lattice LFECP6 mit Config-Dual-Funktion als I/Os“ · FPGA, VHDL & Co. ·
-
PDF
ecp_ec.pdf
DDR Memory Support • High performance multiply and accumulate • Implements interface up to DDR400 (200MHz) • 4 to 8 blocks ■ sysCLOCK™ PLLs − 4 to 8 36x36 multipliers or • Up to four analog PLLs per device – 16 to 32 18x18 multipliers or • Clock multiply, divide and phase shifting − 32 to 64 9x9 multipliers
in „SPI-Slave im FPGA, Signal-Delay an MISO minimieren“ · FPGA, VHDL & Co. ·
-
PDF
DPI_Manual-1.pdf
modules to be polled can be selected along with the desired polling rate (from roughly once every 200ms up to once every 5000ms or 5s). The polling can also be set to stop on I C or PEC (Packet Error Checking) errors. The LED button to the right of the polling rate is an indicator that blinks for every
in „Problem mit 1800W Gleichrichter“ · Analoge Elektronik und Schaltungstechnik ·
-
PDF
Module_SS2013_-_WS2013-14.pdf
Gruppenantennen zu berechnen und darzustellen Literatur: Die vorbereitende Literatur wird fur jede LV jedes Semester neu festgelegt. Voraussetzungen: ▯ Grundlagen der Elektrotechnik 1-3 ▯ Mathematik 1-3 ▯ Passive Bauelemente ▯ Elektromagnetische Felder I ▯ Hochfrequenztechnik Vorhergehende Module: Passive
in „Spezialisierung im Studium? Oder eher generalistisch?“ · Ausbildung, Studium & Beruf ·
-
PDF
UM10736.pdf
(SCT1)) …continued Name Access Address Description Reset value Reference offset MATCHREL0 to R/W 0x200 to SCT match reload value register 0 to 15; 0x0000 0000 Table 225 MATCHREL15 0x23C REGMOD0 = 0 to REGMODE15 = 0 MATCHREL0_L to R/W 0x200 to SCT match reload value register 0 to 15; lo0x0000 0000 Table
in „LPC1549 USB Virtual COM-Port“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
l9805e.pdf
Voltage = 5V 1.5 2.0 3.0 V (VDIFF= VCANH - VCANL) CAN_H, CAN_L Short Circuit ISC Threshold Current 90 200 mA V = -2V; TX = Differential Input Voltage forCANL V Recessive State High Level 200 mV REC V CANH = 6.5V: TX = (VDIFF= VCANH - VCANL) High Level V CANL= -2V; TX = Differential Input Voltage fHigh Level
in „ST L9805-E Motortreiber mit H Brücke und ST7UD05 Kern“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
LabView_Development_Guidelines.pdf
, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 2 2528 7227, United Kingdom 44 0 1635 523545 For further support information, refer to the Technical Support and Professional Services appendix. To comment on the documentation, send
-
PDF
ATMega_48_88_168.pdf
default, the successive approximation circuitry requires an input clock frequency between 50 kHz and 200 kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200 kHz to get a higher sample rate. The ADC module contains a prescaler
in „I2C/TWI TWBR > 10 warum?“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
S32K-RM.pdf
Manual, Rev. 13, 04/2020 138 NXP Semiconductors Chapter 9 Micro Trace Buffer (MTB) Address: 0h base + 200h offset = 200h Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R NUMCOMP 0 W Reset 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 R 0 1 0 M M O O C C A A W Reset 0 0 0
-
PDF
ibm_thinkpad_t42_apollo_rev0.49_sch.pdf
CONNECTOR 0 0 60.0G> BI SMB_CLK_3B 195 196 0 IN 197 198 THISDOCUMENT IS THE PROPERTOF STANDARD TYPE 199 200 IBM ITS USE IS AUTHORIZED OFOR 93P4053 GND NC NC GND GND ORSFORDTHE PERFORMANCE OF WFOROTATION IBM. ALL QUESTIONS MUST BE REFERRIBM CONFIDENTIAL TO THE IBM PURCHASING DEPARTMENT. A B C D E F G H J K
in „Lenovo T42 Ladeelektronik spielt verrückt“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
CH572DS1_en.PDF
0x00000000 R32_PFIC_IRER2 0x184 PFIC interrupt enable clear register 2 0x00000000 R32_PFIC_IPSR1 0x200 PFIC interrupt pending set register 1 0x00000000 R32_PFIC_IPSR2 0x204 PFIC interrupt pending set register 2 0x00000000 R32_PFIC_IPRR1 0x280 PFIC interrupt pending clear register 1 0x00000000 R32_PFIC_IPRR2
in „Eagle 7.5 Bibliothek - bitte um Prüfung und Hinweise“ · Platinen ·
-
PDF
39662c.pdf
except OSC1 –1 μA CS = RESET = VDD , VSS ≤ VPIN≤ DD , pins in high-impedance state (Note 1) OSC1 pin –200 μA OSC1 = V DD(Note 1) IDD Operating Current Transmitting Ethernet 160 180 mA VDD = 3.30V,SCK= 10MHz, Packets SO = Open, LEDA and LEDB Open, ECON2<PWRSV> = 0 Active, not Transmitting 120 mA VDD = 3.30V
in „Webserver mit XC167“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
MT6252.pdf
Data Sheet ConfidentialA o r Type LDO Name Vout Imax e aessriptionf DLDO VCORE 0.8V~1.35V(25mv/step) i200l R e AnalDigital corewer DLDO VIO 2f8i d e n t 200 Digital IO DLDO VSIM1k C o n1.8/3.0 300 ExtSIM card, selectableable eDLDO i a TVSIM2 1.3/1.5/1.8/2.5/2.8/3.0/330 SIM2 card, selectable M DLDO VUSB
in „Amparos GPS Tacker - Pollin Schnäppchen“ · Mikrocontroller und Digitale Elektronik ·
-
PDF
self-res.pdf
/2 conductor-length resonances (of coil DWK 18T). Resolution is 100 kHz (2000 data points spanning 200 MHz). The use of unun (common-mode) chokes in the lines to and from the network analyser reduces capacitive loading by the antennas and helps to minimise background artefacts (i.e., system resonances
-
PDF
lsm6dsl.pdf
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 Table 200. MD2_CFG register description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 Table 201. MASTER_CMD_CODE register . . . . . . . . . . . . . . . . . . .
in „LSM6DSL Gyro+Accelerometer, Gyro gibt keine Werte aus.“ · Mikrocontroller und Digitale Elektronik ·